summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/i386
Commit message (Collapse)AuthorAgeFilesLines
* Fix up some commented out testing code (nw) Melissa Goad2019-06-121-2/+3
|
* Remove some msvc warnings (nw) yz70s2019-06-122-0/+8
|
* srcclean (nw) Vas Crabb2019-05-261-4/+4
|
* i386: fix enter insn (nw) cracyc2019-05-252-6/+26
|
* i386: Improve splitting of unaligned accesses (excluding program fetches) AJR2019-05-199-4246/+4835
| | | | (nw) This entails a major code reorganization just to keep the scale of it all halfway sane.
* i386.cpp: athlon xp now supports system management mode (nw) yz70s2019-04-265-122/+165
|
* i386.cpp: add more msrs releted to smm to athlon xp (nw) yz70s2019-04-243-1/+38
|
* i386.cpp: athlon xp updates to memory access (nw) yz70s2019-04-073-60/+113
| | | | | | | | | | | | | | | Now athlon xp supports WrMem and RdMem bits in fixed range MTRRs Accesses to the first megabyte can be directed to system memory (ram) or memory-mapped-io (mmio) (the pci bus) Above 1mb accesses below the top_mem MSR address ram the others mmio At reset everyting is directed to mmio Addresss spaces work in the following way AS_PROGRAM is used for ram AS_DATA is used for mmio AS_OPCODES is used by the debugger disassembler and in memory views to look at the memory contents from the point of view of the microprocessor, including the cache Also some class members have been added to the save state
* i386.cpp: add new mame debugger function cacheflush(x) to writeback cache (nw) yz70s2019-04-052-16/+50
| | | | | | cacheflush() or cacheflush(0) writes back dirty cachelines to ram cacheflush(1) also marks dirty cachelines as clean cacheflush(2) or cacheflush(3) also invalidates the whole cache
* (nw) Clean up the mess on master Vas Crabb2019-03-267-56/+637
| | | | | | | | | | | | | This effectively reverts b380514764cf857469bae61c11143a19f79a74c5 and c24473ddff715ecec2e258a6eb38960cf8c8e98e, restoring the state at 598cd5227223c3b04ca31f0dbc1981256d9ea3ff. Before pushing, please check that what you're about to push is sane. Check your local commit log and ensure there isn't anything out-of-place before pushing to mainline. When things like this happen, it wastes everyone's time. I really don't need this in a week when real work™ is busting my balls and I'm behind where I want to be with preparing for MAME release.
* Revert "conflict resolution (nw)" andreasnaive2019-03-257-637/+56
| | | | | This reverts commit c24473ddff715ecec2e258a6eb38960cf8c8e98e, reversing changes made to 009cba4fb8102102168ef32870892438327f3705.
* srcclean (nw) Vas Crabb2019-03-242-24/+24
|
* i386: add a simple cache to the athlon xp processor (nw) yz70s2019-03-144-0/+520
| | | | | | | | | | | . A single 64K 2-way set associative cache Used for both instructions and data Enabled only for addresses in the first megabyte Works always in writeback mode . It is needed by the nforce motherboard bios that uses it to simulate a block of ram at address d0000 before ddr ram is configured
* i386: correct error in previous change (nw) yz70s2019-02-261-2/+2
| | | | 386sx cpus should work again
* i386: preparations to add the athlon xp cache (nw) yz70s2019-02-265-30/+49
|
* srcclean (nw) Vas Crabb2019-02-241-9/+9
|
* i386: add "to do" comments to to opcodes that effect the cache (nw) yz70s2019-02-102-8/+9
|
* i386: add comments about athlon memory type range register MSRs (nw) yz70s2019-01-291-18/+57
|
* i386/i486ops.hxx: Note on old change (nw) AJR2019-01-101-0/+2
|
* i386: fix esp after segment faults too (nw) cracyc2018-12-212-2/+2
|
* Fixed regressions reported by Tafoid, nw mooglyguy2018-12-161-9/+2
| | | | | | -cpu/i386, lc8670: Removed MCFG macros. [Ryan Holtz] -drivers/at, atpci, nforcepc, pcipc, svmu: Removed MACHINE_CONFIG macros. [Ryan Holtz]
* x86: Step over the right instructions (and REP, not RET) (nw) AJR2018-12-131-2/+2
|
* x86: Step over RET instructions AJR2018-12-131-2/+3
|
* i386.cpp: move cpuid and msr routines to new file cpuidmsrs.hxx ... (nw) yz70s2018-12-093-178/+404
| | | | ... and add placeholders for athlonxp msrs.
* i386: Signal a privilege change to the debugger whenever protected mode is ↵ AJR2018-11-103-5/+15
| | | | enabled or disabled or the CS descriptor flags are changed
* i386.cpp: pentium mmx class derives from pentium_device (nw) yz70s2018-11-032-13/+13
|
* i386.cpp: prepare to change hxx files into regular cpp files (nw) yz70s2018-11-034-373/+376
| | | | | | | | | | | | | | | | | | -change order of include files at top of i386.cpp -move some routines between i386.cpp and i386priv.h -move part of x87ops.hxx into new file x87priv.h . Now you only have to rename the hxx files to cpp and add the following at the top of each one . #include "emu.h" #include "i386.h" #include "i386priv.h" #include "x87priv.h" #include "cycles.h" #include "debugger.h" #include "debug/debugcpu.h" #undef i386
* i386.cpp: add virtual methods for cpuid and msr instructions (nw) yz70s2018-11-025-248/+237
| | | | | | | | | | | - add virtual methods opcode_cpuid opcode_rdmsr opcode_wrmsr - default implementations in class i386_device log an error message - derive Pentium MMX, Pentium II, Pentium III classes from pentium_pro_device - remove pentium_msr_* p6_msr_* piv_msr_* MSR_READ MSR_WRITE routines and call virtual methods instead - the routine pentium_rdmsr modifies the registers only if the msr is valid
* Apply logical address mask properly in debug disassembly view AJR2018-08-241-4/+1
| | | | | | Associated core changes (nw) - Move definition of address_space_config from dimemory.cpp to emumem.cpp (declaration was already in emumem.h) - Add getters for more members of address_space_config with future privatization in mind (nw)
* i386.cpp: the cpuid opcode logs an error message if called with a not yet ↵ yz70s2018-08-232-4/+8
| | | | | | supported value in the eax register (nw) Also set correct feature flags for athlon xp
* i386.cpp: Add enumeration for feature information bits (nw) yz70s2018-08-222-0/+73
| | | | Also more stuff for athlon xp
* i386.cpp: Add Athlon XP processor (nw) yz70s2018-08-212-1/+86
|
* i386.cpp: XADD instructions must set flags based on sum result (nw) yz70s2018-08-041-6/+12
| | | | This is required by winxp setup.
* Merge pull request #3785 from MoochMcGee/i386-fix ajrhacker2018-07-241-2/+3
|\ | | | | i386: Properly fix that detection check this time (nw)
| * i386: Properly fix that detection check this time (nw) Melissa Goad2018-07-241-2/+3
| |
* | Fix tiny dead code bug (nw) Melissa Goad2018-07-241-1/+1
|/
* i386: Fix a bug that could cause a relatively common CPU detection check to ↵ Melissa Goad2018-07-221-1/+1
| | | | see a 386 as a 486
* Avoid some unintended undefined behavior in devices/cpu/i386. Spotted by ↵ Melissa Goad2018-07-172-2/+2
| | | | | | | | | | cppcheck (#3753) * Avoid some unintended undefined behavior. Spotted by cppcheck * Some more undefined behavior caught by cppcheck (nw) * fixup (nw)
* devcb3 Vas Crabb2018-07-071-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | There are multiple issues with the current device callbacks: * They always dispatch through a pointer-to-member * Chained callbacks are a linked list so the branch unit can't predict the early * There's a runtime decision made on the left/right shift direction * There are runtime NULL checks on various objects * Binding a lambda isn't practical * Arbitrary transformations are not supported * When chaining callbacks it isn't clear what the MCFG_DEVCB_ modifiers apply to * It isn't possible to just append to a callback in derived configuration * The macros need a magic, hidden local called devcb * Moving code that uses the magic locals around is error-prone * Writing the MCFG_ macros to make a device usable is a pain * You can't discover applicable MCFG_ macros with intellisense * Macros are not scoped * Using an inappropriate macro isn't detected at compile time * Lots of other things This changeset overcomes the biggest obstacle to remving MCFG_ macros altogether. Essentially, to allow a devcb to be configured, call .bind() and expose the result (a bind target for the callback). Bind target methods starting with "set" repace the current callbacks; methods starting with "append" append to them. You can't reconfigure a callback after resolving it. There's no need to use a macro matching the handler signatures - use FUNC for everything. Current device is implied if no tag/finder is supplied (no need for explicit this). Lambdas are supported, and the memory space and offset are optional. These kinds of things work: * .read_cb().set([this] () { return something; }); * .read_cb().set([this] (offs_t offset) { return ~offset; }); * .write_cb().set([this] (offs_t offset, u8 data) { m_array[offset] = data; }); * .write_cb().set([this] (int state) { some_var = state; }); Arbitrary transforms are allowed, and they can modify offset/mask for example: * .read_cb().set(FUNC(my_state::handler)).transform([] (u8 data) { return bitswap<4>(data, 1, 3, 0, 2); }); * .read_cb().set(m_dev, FUNC(some_device::member)).transform([] (offs_t &offset, u8 data) { offset ^= 3; return data; }); It's possible to stack arbitrary transforms, at the cost of compile time (the whole transform stack gets inlined at compile time). Shifts count as an arbitrary transform, but mask/exor does not. Order of mask/shift/exor now matters. Modifications are applied in the specified order. These are NOT EQUIVALENT: * .read_cb().set(FUNC(my_state::handler)).mask(0x06).lshift(2); * .read_cb().set(FUNC(my_state::handler)).lshift(2).mask(0x06); The bit helper no longer reverses its behaviour for read callbacks, and I/O ports are no longer aware of the field mask. Binding a read callback to no-op is not supported - specify a constant. The GND and VCC aliases have been removed intentionally - they're TTL-centric, and were already being abused. Other quirks have been preserved, including write logger only logging when the data is non-zero (quite unhelpful in many of the cases where it's used). Legacy syntax is still supported for simple cases, but will be phased out. New devices should not have MCFG_ macros. I don't think I've missed any fundamental issues, but if I've broken something, let me know.
* i386: don't mask top 8 bits of sgdt for 486 too, fixes win32s (nw) cracyc2018-06-011-2/+2
|
* diexec: Interrupt API changes (nw) AJR2018-05-182-1/+3
| | | | | | - PULSE_LINE is no longer a value. Existing uses have been changed to pulse_input_line with attotime::zero as the second argument. - Formerly only INPUT_LINE_NMI and INPUT_LINE_RESET were allowed with PULSE_LINE. INPUT_LINE_NMI no longer receives special handling; instead, CPU devices must specify which of their input lines are edge-triggered and thus may be used with zero-width pulses by overriding the execute_input_edge_triggered predicate. INPUT_LINE_RESET is still special-cased, however. - execute_default_irq_vector now allows a different default vector to be specified for each input line. This added flexibility may or may not prove useful.
* emumem: Rename direct_read_handler to memory_access_cache. Parametrize the ↵ Olivier Galibert2018-05-113-5/+18
| | | | template on more information (data width, endianness) to make it possible to turn it into an handler cache eventually, and not just a memory block cache. Make it capable of large and unaligned accesses. [O. Galibert]
* i386: fix sp masking (nw) cracyc2018-04-171-8/+8
|
* i386: fix stack size in call too (nw) cracyc2018-04-152-5/+10
|
* Reshuffle some stuff: Vas Crabb2018-03-281-2/+2
| | | | | | * Move around the debugger hooks to get a small but measurable performance increase * Remove emucore from external tools * Improve performance of DSP16 interpreter a little by generating six variants of execution loop
* don't pass so many naked pointers around (nw) Vas Crabb2018-03-252-3/+3
|
* Blind faith fixed long names for almost all CPUs (nw) angelosa2018-03-151-10/+10
| | | | mb86235.cpp: renamed pcs_ptr into pcp, and added a file for future interpreter core (nw)
* destaticify initializations (nw) (#3289) wilbertpol2018-03-041-5/+5
| | | | | | * destaticify initializations (nw) * fix this->set_screen (nw)
* i386/i286: fix default cs flags (nw) cracyc2018-02-021-21/+26
| | | | | d88_dsk: support bad crc (nw) recreate columns copy protection (nw)
* i386: permit lock with other prefixes (nw) cracyc2018-01-081-8/+8
|