summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/arm7/arm7ops.cpp
Commit message (Collapse)AuthorAgeFilesLines
* Added helpers for 64-bit count leading zeroes/ones. Vas Crabb2021-06-131-1/+1
|
* -arm7: Added optional logging for Windows CE calls. [Ryan Holtz] Ryan Holtz2020-12-311-32/+42
| | | | | | -uda1344: Added skeleton audio device for Philips UDA13444 Codec. [Ryan Holtz] -sa1111: Hooked up basic L3 audio transceiver support. [Ryan Holtz]
* finally retired the READ8/16/32/64 and WRITE8/16/32/64 macros (nw) Ivan Vangelista2020-06-181-3/+3
|
* srcclean, manual adjustments (nw) Vas Crabb2020-01-261-2/+2
|
* -arm7: Switched to using logmacro, and disabled logging by default, nw MooglyGuy2020-01-051-34/+39
|
* Add a driver for the original iPhone. (#3742) Melissa Goad2018-07-151-2/+7
| | | * Add ARM1176JZF-S CPU device and a driver for the original iPhone.
* arm7: revert previous changes, explicit masking and rotating was unneeded ↵ MetalliC2017-12-251-4/+4
| | | | | | | | | | | (except for POP {Rlist} which is correct), handle v5 behavior (lsb address bit is ignored in 16bit loads) in arm946es_cpu_device::arm7_cpu_read16 instead, manually handle v4 and v5 difference for LDRSH signed halfword load. note: it looks like all? v5 cores ignore least significant address bit during 16bit loads, so we should add something like virtual uint32_t arm7_cpu_read16(uint32_t addr) override { return base_class::arm7_cpu_read16(addr & ~1)}; into theirs class declaration.
* arm7: fix unaligned 16-bit loads Vas Crabb2017-11-301-5/+5
|
* srcclean (nw) Vas Crabb2017-11-261-1/+1
|
* arm7: Implement BLX Rn instruction for ARM9. NDS ARM9 BIOS gets to the ↵ arbee2017-11-161-0/+12
| | | | first checkpoint. [R. Belmont]
* arm7: add support for high vector option, fixed v5 BLX to save the return ↵ arbee2017-11-151-2/+2
| | | | address in R14 [R. Belmont]
* arm7: handle DP-commands ROR <Rs> case where Rs=32/64, remove few outdated ↵ MetalliC2017-11-111-11/+13
| | | | comments
* arm7: add ARM v5/9 check (nw) MetalliC2017-11-101-6/+3
|
* arm7: LDR/LDRM switch to Thumb mode on ARMv5T [David Haywood, MetalliC] MetalliC2017-11-091-0/+20
| | | | note - why we don't have archflags for cpu architecture versions ? this feature present not on all CPUs with Thumb IA.
* Added 32- and 64-bit population count utilities. Only used in ARM7 core for ↵ Vas Crabb2017-10-241-9/+1
| | | | now. Requires -msse4.2 or -mpopcnt to use CPU feature on x86, requires -mpopcntb to use CPU feature on POWER.
* -arm7: Added rudimentary instruction prefetch buffer. Fixes GBA NES Classics ↵ mooglyguy2017-10-231-10/+9
| | | | games. [Ryan Holtz]
* arm7ops.cpp: repair broken ARM [Peter Ferrie] Peter Ferrie2017-03-091-0/+11
| | | | sorry, I couldn't resist.
* Further fixes for ARM trap152017-02-111-1/+11
|
* ARMv5 additions to ARM7 trap152017-02-101-3/+89
|
* NOTICE (TYPE NAME CONSOLIDATION) Miodrag Milanovic2016-10-221-129/+129
| | | | | Use standard uint64_t, uint32_t, uint16_t or uint8_t instead of UINT64, UINT32, UINT16 or UINT8 also use standard int64_t, int32_t, int16_t or int8_t instead of INT64, INT32, INT16 or INT8
* -arm7: Performed some minor optimization. [Ryan Holtz] therealmogminer@gmail.com2016-10-211-185/+192
|
* cleanup (nw) Miodrag Milanovic2015-12-261-3/+3
|
* cleanup (nw) Miodrag Milanovic2015-12-261-1/+1
|
* clang-modernize part 3 Miodrag Milanovic2015-12-041-2/+2
|
* Rename *.c -> *.cpp in our source (nw) Miodrag Milanovic2015-11-081-0/+1851