| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | -arm7: Added optional logging for Windows CE calls. [Ryan Holtz] | 2020-12-31 | 1 | -32/+42 | |
| | | | | | | | -uda1344: Added skeleton audio device for Philips UDA13444 Codec. [Ryan Holtz] -sa1111: Hooked up basic L3 audio transceiver support. [Ryan Holtz] | ||||
| * | finally retired the READ8/16/32/64 and WRITE8/16/32/64 macros (nw) | 2020-06-18 | 1 | -3/+3 | |
| | | |||||
| * | srcclean, manual adjustments (nw) | 2020-01-26 | 1 | -2/+2 | |
| | | |||||
| * | -arm7: Switched to using logmacro, and disabled logging by default, nw | 2020-01-05 | 1 | -34/+39 | |
| | | |||||
| * | Add a driver for the original iPhone. (#3742) | 2018-07-15 | 1 | -2/+7 | |
| | | | | * Add ARM1176JZF-S CPU device and a driver for the original iPhone. | ||||
| * | arm7: revert previous changes, explicit masking and rotating was unneeded ↵ | 2017-12-25 | 1 | -4/+4 | |
| | | | | | | | | | | | | (except for POP {Rlist} which is correct), handle v5 behavior (lsb address bit is ignored in 16bit loads) in arm946es_cpu_device::arm7_cpu_read16 instead, manually handle v4 and v5 difference for LDRSH signed halfword load. note: it looks like all? v5 cores ignore least significant address bit during 16bit loads, so we should add something like virtual uint32_t arm7_cpu_read16(uint32_t addr) override { return base_class::arm7_cpu_read16(addr & ~1)}; into theirs class declaration. | ||||
| * | arm7: fix unaligned 16-bit loads | 2017-11-30 | 1 | -5/+5 | |
| | | |||||
| * | srcclean (nw) | 2017-11-26 | 1 | -1/+1 | |
| | | |||||
| * | arm7: Implement BLX Rn instruction for ARM9. NDS ARM9 BIOS gets to the ↵ | 2017-11-16 | 1 | -0/+12 | |
| | | | | | first checkpoint. [R. Belmont] | ||||
| * | arm7: add support for high vector option, fixed v5 BLX to save the return ↵ | 2017-11-15 | 1 | -2/+2 | |
| | | | | | address in R14 [R. Belmont] | ||||
| * | arm7: handle DP-commands ROR <Rs> case where Rs=32/64, remove few outdated ↵ | 2017-11-11 | 1 | -11/+13 | |
| | | | | | comments | ||||
| * | arm7: add ARM v5/9 check (nw) | 2017-11-10 | 1 | -6/+3 | |
| | | |||||
| * | arm7: LDR/LDRM switch to Thumb mode on ARMv5T [David Haywood, MetalliC] | 2017-11-09 | 1 | -0/+20 | |
| | | | | | note - why we don't have archflags for cpu architecture versions ? this feature present not on all CPUs with Thumb IA. | ||||
| * | Added 32- and 64-bit population count utilities. Only used in ARM7 core for ↵ | 2017-10-24 | 1 | -9/+1 | |
| | | | | | now. Requires -msse4.2 or -mpopcnt to use CPU feature on x86, requires -mpopcntb to use CPU feature on POWER. | ||||
| * | -arm7: Added rudimentary instruction prefetch buffer. Fixes GBA NES Classics ↵ | 2017-10-23 | 1 | -10/+9 | |
| | | | | | games. [Ryan Holtz] | ||||
| * | arm7ops.cpp: repair broken ARM [Peter Ferrie] | 2017-03-09 | 1 | -0/+11 | |
| | | | | | sorry, I couldn't resist. | ||||
| * | Further fixes for ARM | 2017-02-11 | 1 | -1/+11 | |
| | | |||||
| * | ARMv5 additions to ARM7 | 2017-02-10 | 1 | -3/+89 | |
| | | |||||
| * | NOTICE (TYPE NAME CONSOLIDATION) | 2016-10-22 | 1 | -129/+129 | |
| | | | | | | Use standard uint64_t, uint32_t, uint16_t or uint8_t instead of UINT64, UINT32, UINT16 or UINT8 also use standard int64_t, int32_t, int16_t or int8_t instead of INT64, INT32, INT16 or INT8 | ||||
| * | -arm7: Performed some minor optimization. [Ryan Holtz] | 2016-10-21 | 1 | -185/+192 | |
| | | |||||
| * | cleanup (nw) | 2015-12-26 | 1 | -3/+3 | |
| | | |||||
| * | cleanup (nw) | 2015-12-26 | 1 | -1/+1 | |
| | | |||||
| * | clang-modernize part 3 | 2015-12-04 | 1 | -2/+2 | |
| | | |||||
| * | Rename *.c -> *.cpp in our source (nw) | 2015-11-08 | 1 | -0/+1851 | |
