summaryrefslogtreecommitdiffstatshomepage
path: root/scripts/src/cpu.lua
Commit message (Collapse)AuthorAgeFilesLines
* -o2.cpp: Added CRIME and MACE skeleton devices. [Ryan Holtz] mooglyguy2018-11-181-0/+1
| | | | | | | | | | | -mips3.cpp: Various changes: [Ryan Holtz] * Added an #ifdef to display DPRINTF calls from the SGI O2 PROM. * Switched R4000BE/LE, R4400BE, R4600BE, and R5000BE to 64-bit data bus. * Fixed a bug that caused a crash with 64-bit data bus and the DRC. -indy_indigo2.cpp: Moved a number of devices into HPC3. [Ryan Holtz] -hpc3.cpp: Fixed an oversight with IRQs. [Ryan Holtz]
* r3000: call it like it is (nw) Patrick Mackinlay2018-11-061-11/+11
|
* i386.cpp: prepare to change hxx files into regular cpp files (nw) yz70s2018-11-031-0/+1
| | | | | | | | | | | | | | | | | | -change order of include files at top of i386.cpp -move some routines between i386.cpp and i386priv.h -move part of x87ops.hxx into new file x87priv.h . Now you only have to rename the hxx files to cpp and add the following at the top of each one . #include "emu.h" #include "i386.h" #include "i386priv.h" #include "x87priv.h" #include "cycles.h" #include "debugger.h" #include "debug/debugcpu.h" #undef i386
* v53: final tidy (nw) Patrick Mackinlay2018-11-011-3/+3
| | | | | | * changed copyright holder due to near-complete replacement * name changed to v5x which better reflects actual use * minor comment cleanup
* -sun4: Added a sun4c MMU device. Currently wraps the functionality of ↵ mooglyguy2018-09-221-0/+1
| | | | | | S4-buffer, S4-cache, and S4-MMU, will eventually be split. [Ryan Holtz] -sun4: Significant optimization, from 150% -> 330% unthrottled on an i7-5930K. [Ryan Holtz]
* -st62xx: Added a skeleton driver for the STmicro ST6 series of ↵ mooglyguy2018-08-251-0/+17
| | | | | | | | microcontrollers. [Ryan Holtz] New machines marked as NOT_WORKING ---------------------------------- Catherine Wheel [f205v, Ryan Holtz]
* tms57002: Trick to reduce the compiler memory usage [O. Galibert] Olivier Galibert2018-08-231-0/+2
|
* Amiga keyboard overhaul: Vas Crabb2018-08-231-0/+3
| | | | | | | | | | | | | * Implement Mitsumi Amiga 500, 600, and 2000/3000/4000/CDTV keyboards * Add unlabeled keys to UK layout * Restrict available keyboards depending on system type * Note that C-A-A reset is now broken on "big box" Amigas as MAME doesn't implement it properly, and the hack providing a fake dedicated reset line has been removed 6502 MCU: fix execute loop 6500/1: implement as device with onboard peripherals Fix some bogus comments
* h8: H8/3003 support [R. Belmont] arbee2018-08-021-0/+2
|
* Flesh out TLCS870 core (#3763) David Haywood2018-07-231-0/+5
| | | | | | | | | | | | | | | | * rewrote most of the execution for my tlcs870 core * no longer the case (nw) * note updates (nw) * address concerns, const qualify more things where possible (nw) * more const (nw) * oops (nw) * consistency (nw)
* ps2sony: Some basic VU1 support, major file reshuffling, nw mooglyguy2018-07-211-2/+4
|
* ps2sony: Checkpoint, nw mooglyguy2018-07-171-0/+4
|
* proposal: move z80daisy* to devices/machine (#3572) Patrick Mackinlay2018-05-151-7/+0
| | | | | | | | | | * proposal: move z80daisy* to devices/machine Seems to me this is a machine, not a CPU? Main reason was to stop the Z80 CPU from being dragged into systems that don't have one just because they use a Z80 family peripheral. * missed this one (nw) * missed a spot (nw)
* sm5*: added sm530 disasm (nw) hap2018-05-121-0/+3
|
* start looking at the extra opcodes in the SSD 2000 type XaviX chip (s… (#3514) David Haywood2018-05-041-0/+9
| | | | | | | | * start looking at the extra opcodes in the SSD 2000 type XaviX chip (seems some undocumented 6502 opcodes are replaced with more custom ones) * (nw) * the xavix memory mapping gets stranger with each piece of new evidence (nw)
* srcclean and regenerate localisations (nw) Vas Crabb2018-03-251-1/+1
|
* dsp16: move most core state into DRC cache - keeps a lot of details out of ↵ Vas Crabb2018-03-211-0/+5
| | | | the main header (DRC is still stubbed out) (nw)
* prettier way of adding DRC framework on-demand (nw) Vas Crabb2018-03-201-2/+12
|
* dsp16: start adding recompiler boilerplate (nw) Vas Crabb2018-03-171-2/+4
|
* use more constexpr and literal classes in UML to give compiler more ↵ Vas Crabb2018-03-171-4/+4
| | | | optimisation opportunities (nw)
* Blind faith fixed long names for almost all CPUs (nw) angelosa2018-03-151-0/+1
| | | | mb86235.cpp: renamed pcs_ptr into pcp, and added a file for future interpreter core (nw)
* Cycle-accurate DSP16 core (disabled in QSound for performance reasons) Vas Crabb2018-03-151-1/+0
|
* Merge pull request #3266 from JoakimLarsson/diablo_1 R. Belmont2018-02-281-0/+17
|\ | | | | WIP: Diablo printer CPU
| * WIP: Diablo printer CPU joakim2018-02-241-0/+17
| |
* | srcclean (nw) Vas Crabb2018-02-251-1/+1
| |
* | NUON disassembler [O. Galibert] Olivier Galibert2018-02-181-0/+10
|/
* create derived 6502 type for XaviX because it has at least one custom… (#3154) David Haywood2018-02-021-1/+10
| | | | | | | | | | | | | | | | | | | | | * create derived 6502 type for XaviX because it has at least one custom 4-byte opcode that doesn't fit any other type. treating that opcode as NOP for now. have a feeling it might be something to do with the other integrated hardware, might be 'execute co-processor code chain at this address' or something similar It isn't a standard JSL (Jump Subroutine Long) like the SNES cpu opcode in the same place as this, it seems to point at some code-like structures tho) could also be a secondary operation mode with different encoding like ARM's Thumb mode tho I guess. We currently only have a single XaviX based dump (taitons1) but there are more on the way. I'm going to see if the code flow makes any sense at all with these missing, or if any of it gives a clue as to what they should actually do. * xavix - let's call these callf and retf then after further investigation these are some kind of extra 'long jump' subroutine / task handlers, the 0x80 also being a custom opcode was throwing me off trying to identify them before. looks like they might have been hacking 65816 features into the regular 6502 core? * prepare for extra address bits (nw) * better program flow (nw)
* -e132xs: fix botched DRC merge, nw mooglyguy2017-12-291-0/+3
|
* fixed build errors, nw mooglyguy2017-12-291-1/+1
|
* tms1000c: added correct microinstructions pla (nw) hap2017-12-211-0/+3
|
* Revert "Revert "Merge branch 'master' of https://github.com/mamedev/mame"" Firehawke2017-12-131-1/+1
| | | | This reverts commit 54155441e9ba9941e85d80c4834a66376a11e791.
* Revert "Merge branch 'master' of https://github.com/mamedev/mame" Firehawke2017-12-131-1/+1
| | | | | This reverts commit f537428e5a40ba6dde8ca9bf0fe9ae6b1f189ac4, reversing changes made to 0d70d798107d4e4e8fb9f230410aeb1e888d65c5.
* no help = no hyperstone drc, nw mooglyguy2017-12-061-5/+1
|
* e132xs: initial work on drc, nw mooglyguy2017-12-021-1/+1
|
* e132xs: initial drc work, and templated conditional db/b, nw mooglyguy2017-12-021-2/+6
|
* dvdisasm: Overhaul [O. Galibert] Olivier Galibert2017-11-261-40/+231
| | | | | | | | Disassemblers are now independant classes. Not only the code is cleaner, but unidasm has access to all the cpu cores again. The interface to the disassembly method has changed from byte buffers to objects that give a result to read methods. This also adds support for lfsr and/or paged PCs.
* i8085: moved opcode macros to main file, will convert these to functions (nw) hap2017-11-141-1/+0
|
* rename misleading i8085cpu.h to i8085ops.hxx (nw) hap2017-11-141-1/+1
|
* einstein: Major cleanup, add a ADC0844 device Dirk Best2017-11-061-0/+2
| | | | | | | | The analogue joystick is now emulated. Also fixed a few minor issues with the memory map. This also adds a generic Z80 dasisy chain device, for use in drivers with non-Z80 peripherals.
* srcclean (nw) Vas Crabb2017-10-221-1/+1
|
* Preliminary SH3 / SH4 recompiler [David Haywood] (#2711) David Haywood2017-10-111-3/+5
|
* use 'sh' instead of 'superh' David Haywood2017-10-021-31/+31
|
* move sh2 / sh4 to a folder called superh David Haywood2017-10-021-44/+32
|
* Create explicit i386dasm include for x86 DRC (nw) AJR2017-08-011-1/+2
|
* need this for debug trace logging on DRC cores (nw) Vas Crabb2017-08-011-1/+1
|
* Fix single build for i386-based drivers (nw) AJR2017-07-311-1/+1
|
* Begin of HP80 emulation (#2448) fulivi2017-07-081-0/+16
| | | | | | | | | | | | | | | | | What works: * HP85A machine with 16K of RAM * Capricorn CPU works * Keyboard works (with minor issues) * CRT text / graphics modes work (correct speed is not emulated yet so service ROM complaints) * BASIC is usable What is missing (and I'll have hopefully working soon): * HW timers * Beeper * Integral printer * DC100 cassette drive * Extension ROMs * I/O modules (especially the HPIB interface so that we can hook up floppy drives) * Other models in the family (e.g. HP86)
* create c-chip device with correct CPU type in it and a bunch of notes ↵ David Haywood2017-07-051-0/+2
| | | | | | | | | (pinout etc.) create a uPD78C11 derived CPU type for this purpose, with internal ROM map use internal ROM map for other uPD78C10 chips as it's always present. add missing NO_DUMP definitions to various games using C-Chips with correct size etc. pump megablast through the device code as really all it ever does is bank the c-chip window and test the RAM.
* Rewrote 4004 core and disassembler: Vas Crabb2017-06-271-7/+7
| | | | | | | | | | * Renamed to MCS-40. * Emulated 8-clock instruction cycle, interruptible at any point. * Converted TEST input to an input line. * Added SYNC and CM output lines. * Added support for 4040 CY output, logical operations, extended registers, ROM banking and disassembly. * Made I/O space mapping more flexible to support the variety of peripherals available. * Notable missing features are 4040 interrupt and halt, and "program memory" space.
* sm510: made KB1013VK12 device a clone of SM5A (nw) hap2017-06-231-4/+2
|