summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices
diff options
context:
space:
mode:
author AJR <ajrhacker@users.noreply.github.com>2019-06-27 16:58:25 -0400
committer AJR <ajrhacker@users.noreply.github.com>2019-06-27 17:00:03 -0400
commit32a51e28e2718760ca4005d0122757edb324c1cf (patch)
treee74850d48f6ee7c2f74623bf72e455046113b68a /src/devices
parent478df8998e9c4e794426595683aaf166a902b6d9 (diff)
m68040: Stop CINV DATA instruction from causing F-line exception
Diffstat (limited to 'src/devices')
-rw-r--r--src/devices/cpu/m68000/m68k_in.lst3
-rw-r--r--src/devices/cpu/m68000/m68kops.cpp3
2 files changed, 6 insertions, 0 deletions
diff --git a/src/devices/cpu/m68000/m68k_in.lst b/src/devices/cpu/m68000/m68k_in.lst
index f7d292e0962..93e7e46f367 100644
--- a/src/devices/cpu/m68000/m68k_in.lst
+++ b/src/devices/cpu/m68000/m68k_in.lst
@@ -8064,6 +8064,9 @@ f400 ff20 cinv l . 4:16
// u8 scope = (ir >> 3) & 3;
// logerror("68040 %s: pc=%08x ir=%04x cache=%d scope=%d register=%d\n", ir & 0x0020 ? "cpush" : "cinv", m_ppc, ir, cache, scope, ir & 7);
switch (cache) {
+ case 1:
+ // TODO: data cache
+ break;
case 2:
case 3:
// we invalidate/push the whole instruction cache
diff --git a/src/devices/cpu/m68000/m68kops.cpp b/src/devices/cpu/m68000/m68kops.cpp
index b66253e4e00..2c25ae79b5a 100644
--- a/src/devices/cpu/m68000/m68kops.cpp
+++ b/src/devices/cpu/m68000/m68kops.cpp
@@ -31245,6 +31245,9 @@ void m68000_base_device::xf400_cinv_l_4()
// u8 scope = (ir >> 3) & 3;
// logerror("68040 %s: pc=%08x ir=%04x cache=%d scope=%d register=%d\n", ir & 0x0020 ? "cpush" : "cinv", m_ppc, ir, cache, scope, ir & 7);
switch (cache) {
+ case 1:
+ // TODO: data cache
+ break;
case 2:
case 3:
// we invalidate/push the whole instruction cache