summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/machine/pccard.cpp
diff options
context:
space:
mode:
author smf- <smf-@users.noreply.github.com>2016-11-10 14:26:59 +0000
committer smf- <smf-@users.noreply.github.com>2016-11-10 14:32:51 +0000
commit677ec78eb50decdc40fad3d30daa3560feaff3cc (patch)
tree7dfd4fd07c166c631063d7a0d12d1b0dba0f0e61 /src/devices/machine/pccard.cpp
parent9ff288b3adc05bc40e3ca4469a71d6050ab95e38 (diff)
Implemented G-NET bios flashing, games that require the v2 bios now require you to update
the bios and turn off JP1 as part of the installation. A v1 bios flash is included, but you aren't forced to use it. [smf] Moved G-NET protection out of ATAFLASH and into individual devices for each type of card [smf] Implemented enough analogue control reading on ZN1/ZN2 for RC De Go & Go By RC [smf] Fixed ZN1/ZN2 DSW descriptions [smf] Added build dates and times to G-NET game descriptions [smf] New machines added or promoted from NOT_WORKING status ------------------------------------------------------ Shikigami no Shiro - internal build (V1.02J 2001/09/27 18:45) [rtw, ShouTime, smf, O.Galibert] Go By RC (V2.03O 1999/05/25 13:31) [smf] RC De Go (V2.03J 1999/05/22 19:29) [smf]
Diffstat (limited to 'src/devices/machine/pccard.cpp')
-rw-r--r--src/devices/machine/pccard.cpp4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/devices/machine/pccard.cpp b/src/devices/machine/pccard.cpp
index a937fe64739..6350e194590 100644
--- a/src/devices/machine/pccard.cpp
+++ b/src/devices/machine/pccard.cpp
@@ -4,20 +4,24 @@
READ16_MEMBER( pccard_interface::read_memory )
{
+ //printf("unhandled memory read %08x %04x\n", offset, mem_mask);
return 0xffff;
}
WRITE16_MEMBER( pccard_interface::write_memory )
{
+ //printf("unhandled memory write %08x %04x %04x\n", offset, data, mem_mask);
}
READ16_MEMBER( pccard_interface::read_reg )
{
+ //printf("unhandled register read %08x %04x\n", offset, mem_mask);
return 0xffff;
}
WRITE16_MEMBER( pccard_interface::write_reg )
{
+ //printf("unhandled register write %08x %04x %04x\n", offset, data, mem_mask);
}
const device_type PCCARD_SLOT = &device_creator<pccard_slot_device>;