1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
|
// license:BSD-3-Clause
// copyright-holders:Robbbert
/***********************************************************
Video
Graphics not working properly.
Mode 0 - lores (wide, chunky)
Mode 1 - external, *should* be ok
Mode 2 - thin graphics, not explained well enough to code
Mode 3 - alphanumeric, works
************************************************************/
#include "emu.h"
#include "includes/aussiebyte.h"
/***********************************************************
I/O Ports
************************************************************/
// dummy read port, forces requested action to happen
u8 aussiebyte_state::port33_r()
{
return 0xff;
}
/*
Video control - needs to be fully understood
d0, d1, d2, d3 - can replace RA0-3 in graphics mode
d4 - GS - unknown
d5 - /SRRD - controls write of data to either vram or aram (1=vram, 0=aram)
d6 - /VWR - 0 = enable write vdata to vram, read from aram to vdata ; 1 = enable write to aram from vdata
d7 - OE on port 35
*/
void aussiebyte_state::port34_w(u8 data)
{
m_port34 = data;
}
void aussiebyte_state::port35_w(u8 data)
{
m_port35 = data;
}
u8 aussiebyte_state::port36_r()
{
if (BIT(m_port34, 5))
{
if (BIT(m_aram[m_alpha_address & 0x7ff], 7))
return m_vram[m_alpha_address];
else
return m_vram[m_graph_address];
}
else
return m_aram[m_alpha_address & 0x7ff];
}
u8 aussiebyte_state::port37_r()
{
return m_crtc->de_r() ? 0xff : 0xfe;
}
/***********************************************************
Video
************************************************************/
MC6845_ON_UPDATE_ADDR_CHANGED( aussiebyte_state::crtc_update_addr )
{
/* not sure what goes in here - parameters passed are device, address, strobe */
// m_video_address = address;// & 0x7ff;
}
void aussiebyte_state::address_w(u8 data)
{
m_crtc->address_w(data);
m_video_index = data & 0x1f;
if (m_video_index == 31)
{
m_alpha_address++;
m_alpha_address &= 0x3fff;
m_graph_address = (m_alpha_address << 4) | (m_port34 & 15);
if (BIT(m_port34, 5))
{
if (BIT(m_aram[m_alpha_address & 0x7ff], 7))
m_vram[m_alpha_address] = m_port35;
else
m_vram[m_graph_address] = m_port35;
}
else
m_aram[m_alpha_address & 0x7ff] = m_port35;
}
}
void aussiebyte_state::register_w(u8 data)
{
m_crtc->register_w(data);
u16 temp = m_alpha_address;
// Get transparent address
if (m_video_index == 18)
m_alpha_address = (data << 8 ) | (temp & 0xff);
else
if (m_video_index == 19)
m_alpha_address = data | (temp & 0xff00);
}
u8 aussiebyte_state::crt8002(u8 ac_ra, u8 ac_chr, u8 ac_attr, u16 ac_cnt, bool ac_curs)
{
u8 gfx = 0;
switch (ac_attr & 3)
{
case 0: // lores gfx
switch (ac_ra)
{
case 0:
case 1:
case 2:
gfx = (BIT(ac_chr, 7) ? 0xf8 : 0) | (BIT(ac_chr, 3) ? 7 : 0);
break;
case 3:
case 4:
case 5:
gfx = (BIT(ac_chr, 6) ? 0xf8 : 0) | (BIT(ac_chr, 2) ? 7 : 0);
break;
case 6:
case 7:
case 8:
gfx = (BIT(ac_chr, 5) ? 0xf8 : 0) | (BIT(ac_chr, 1) ? 7 : 0);
break;
default:
gfx = (BIT(ac_chr, 4) ? 0xf8 : 0) | (BIT(ac_chr, 0) ? 7 : 0);
break;
}
break;
case 1: // external mode
gfx = bitswap<8>(ac_chr, 0,1,2,3,4,5,6,7);
break;
case 2: // thin gfx
break;
case 3: // alpha
gfx = m_p_chargen[((ac_chr & 0x7f)<<4) | ac_ra];
break;
}
if (BIT(ac_attr, 3) & (ac_ra == 11)) // underline
gfx = 0xff;
if (BIT(ac_attr, 2) & ((ac_ra == 5) | (ac_ra == 6))) // strike-through
gfx = 0xff;
if (BIT(ac_attr, 6) & BIT(ac_cnt, 13)) // flash
gfx = 0;
if (BIT(ac_attr, 5)) // blank
gfx = 0;
if (ac_curs && BIT(ac_cnt, 14)) // cursor
gfx ^= 0xff;
if (BIT(ac_attr, 4)) // reverse video
gfx ^= 0xff;
return gfx;
}
MC6845_UPDATE_ROW( aussiebyte_state::crtc_update_row )
{
rgb_t const *const palette = m_palette->palette()->entry_list_raw();
u32 *p = &bitmap.pix(y);
ra &= 15;
m_cnt++;
for (u16 x = 0; x < x_count; x++)
{
u16 mem = ma + x;
u8 attr = m_aram[mem & 0x7ff];
u8 chr;
if (BIT(attr, 7))
chr = m_vram[mem & 0x3fff]; // alpha
else
chr = m_vram[(mem << 4) | ra]; // gfx
u8 gfx = crt8002(ra, chr, attr, m_cnt, (x==cursor_x));
/* Display a scanline of a character (8 pixels) */
*p++ = palette[BIT(gfx, 7)];
*p++ = palette[BIT(gfx, 6)];
*p++ = palette[BIT(gfx, 5)];
*p++ = palette[BIT(gfx, 4)];
*p++ = palette[BIT(gfx, 3)];
*p++ = palette[BIT(gfx, 2)];
*p++ = palette[BIT(gfx, 1)];
*p++ = palette[BIT(gfx, 0)];
}
}
|