1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
|
// license:GPL-2.0+
// copyright-holders:Dirk Best, R. Belmont
/***************************************************************************
AT&T Unix PC series
Skeleton driver by Dirk Best and R. Belmont
DIVS instruction at 0x801112 (the second time) causes a divide-by-zero
exception the system isn't ready for due to word at 0x5EA6 being zero.
Code might not get there if the attempted FDC boot succeeds; FDC hookup
probably needs help. 2797 isn't asserting DRQ?
***************************************************************************/
#include "emu.h"
#include "cpu/m68000/m68000.h"
#include "machine/ram.h"
#include "machine/wd_fdc.h"
#include "machine/bankdev.h"
#include "screen.h"
#include "unixpc.lh"
/***************************************************************************
DRIVER STATE
***************************************************************************/
class unixpc_state : public driver_device
{
public:
unixpc_state(const machine_config &mconfig, device_type type, const char *tag)
: driver_device(mconfig, type, tag),
m_maincpu(*this, "maincpu"),
m_ram(*this, RAM_TAG),
m_wd2797(*this, "wd2797"),
m_floppy(*this, "wd2797:0:525dd"),
m_ramrombank(*this, "ramrombank"),
m_mapram(*this, "mapram"),
m_videoram(*this, "videoram")
{ }
required_device<cpu_device> m_maincpu;
required_device<ram_device> m_ram;
required_device<wd2797_device> m_wd2797;
required_device<floppy_image_device> m_floppy;
required_device<address_map_bank_device> m_ramrombank;
uint32_t screen_update(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect);
virtual void machine_start() override;
virtual void machine_reset() override;
DECLARE_READ16_MEMBER( line_printer_r );
DECLARE_WRITE16_MEMBER( misc_control_w );
DECLARE_WRITE16_MEMBER( disk_control_w );
DECLARE_WRITE16_MEMBER( romlmap_w );
DECLARE_WRITE16_MEMBER( error_enable_w );
DECLARE_WRITE16_MEMBER( parity_enable_w );
DECLARE_WRITE16_MEMBER( bpplus_w );
DECLARE_READ16_MEMBER( ram_mmu_r );
DECLARE_WRITE16_MEMBER( ram_mmu_w );
DECLARE_READ16_MEMBER( rtc_r );
DECLARE_WRITE16_MEMBER( rtc_w );
DECLARE_READ16_MEMBER( diskdma_size_r );
DECLARE_WRITE16_MEMBER( diskdma_size_w );
DECLARE_WRITE16_MEMBER( diskdma_ptr_w );
DECLARE_WRITE_LINE_MEMBER( wd2797_intrq_w );
DECLARE_WRITE_LINE_MEMBER( wd2797_drq_w );
required_shared_ptr<uint16_t> m_mapram;
required_shared_ptr<uint16_t> m_videoram;
void unixpc(machine_config &config);
private:
uint16_t *m_ramptr;
uint32_t m_ramsize;
uint16_t m_diskdmasize;
uint32_t m_diskdmaptr;
bool m_fdc_intrq;
};
/***************************************************************************
MEMORY
***************************************************************************/
WRITE16_MEMBER( unixpc_state::romlmap_w )
{
if (BIT(data, 15))
{
m_ramrombank->set_bank(1);
}
else
{
m_ramrombank->set_bank(0);
}
}
READ16_MEMBER( unixpc_state::ram_mmu_r )
{
// TODO: MMU translation
if (offset > m_ramsize)
{
return 0xffff;
}
return m_ramptr[offset];
}
WRITE16_MEMBER( unixpc_state::ram_mmu_w )
{
// TODO: MMU translation
if (offset < m_ramsize)
{
COMBINE_DATA(&m_ramptr[offset]);
}
}
void unixpc_state::machine_start()
{
m_ramptr = (uint16_t *)m_ram->pointer();
m_ramsize = m_ram->size();
}
void unixpc_state::machine_reset()
{
// force ROM into lower mem on reset
m_ramrombank->set_bank(0);
// reset cpu so that it can pickup the new values
m_maincpu->reset();
}
WRITE16_MEMBER( unixpc_state::error_enable_w )
{
logerror("error_enable_w: %04x\n", data & 0x8000);
}
WRITE16_MEMBER( unixpc_state::parity_enable_w )
{
logerror("parity_enable_w: %04x\n", data & 0x8000);
}
WRITE16_MEMBER( unixpc_state::bpplus_w )
{
logerror("bpplus_w: %04x\n", data & 0x8000);
}
/***************************************************************************
MISC
***************************************************************************/
READ16_MEMBER( unixpc_state::rtc_r )
{
return 0;
}
WRITE16_MEMBER( unixpc_state::rtc_w )
{
logerror("rtc_w: %04x\n", data);
}
READ16_MEMBER( unixpc_state::line_printer_r )
{
uint16_t data = 0;
data |= 1; // no dial tone detected
data |= 1 << 1; // no parity error
data |= 0 << 2; // hdc intrq
data |= m_fdc_intrq ? 1<<3 : 0<<3;
//logerror("line_printer_r: %04x\n", data);
return data;
}
WRITE16_MEMBER( unixpc_state::misc_control_w )
{
logerror("misc_control_w: %04x\n", data);
// bit 15 = VBL ack (must go high-low-high to ack)
// bit 14 = 0 for disk DMA write, 1 for disk DMA read
// bit 13 = Centronics strobe
// bit 12 = 0 = modem baud rate from UART clock inputs, 1 = baud from programmable timer
output().set_value("led_0", !BIT(data, 8));
output().set_value("led_1", !BIT(data, 9));
output().set_value("led_2", !BIT(data, 10));
output().set_value("led_3", !BIT(data, 11));
}
/***************************************************************************
DMA
***************************************************************************/
READ16_MEMBER( unixpc_state::diskdma_size_r )
{
return m_diskdmasize;
}
WRITE16_MEMBER( unixpc_state::diskdma_size_w )
{
COMBINE_DATA( &m_diskdmasize );
logerror("%x to disk DMA size\n", data);
}
WRITE16_MEMBER( unixpc_state::diskdma_ptr_w )
{
if (offset >= 0x2000)
{
// set top 4 bytes
m_diskdmaptr &= 0xff;
m_diskdmaptr |= (offset << 8);
}
else
{
m_diskdmaptr &= 0xffff00;
m_diskdmaptr |= (offset & 0xff);
}
logerror("diskdma_ptr_w: wrote at %x, ptr now %x\n", offset<<1, m_diskdmaptr);
}
/***************************************************************************
FLOPPY
***************************************************************************/
WRITE16_MEMBER( unixpc_state::disk_control_w )
{
logerror("disk_control_w: %04x\n", data);
m_floppy->mon_w(!BIT(data, 5));
// bit 6 = floppy selected / not selected
if (BIT(data, 6))
m_wd2797->set_floppy(m_floppy);
else
m_wd2797->set_floppy(nullptr);
}
WRITE_LINE_MEMBER( unixpc_state::wd2797_intrq_w )
{
logerror("wd2797_intrq_w: %d\n", state);
m_fdc_intrq = state;
}
WRITE_LINE_MEMBER( unixpc_state::wd2797_drq_w )
{
logerror("wd2797_drq_w: %d\n", state);
}
/***************************************************************************
VIDEO
***************************************************************************/
uint32_t unixpc_state::screen_update(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect)
{
for (int y = 0; y < 348; y++)
for (int x = 0; x < 720/16; x++)
for (int b = 0; b < 16; b++)
bitmap.pix16(y, x * 16 + b) = BIT(m_videoram[y * (720/16) + x], b);
return 0;
}
/***************************************************************************
ADDRESS MAPS
***************************************************************************/
static ADDRESS_MAP_START( unixpc_mem, AS_PROGRAM, 16, unixpc_state )
AM_RANGE(0x000000, 0x3fffff) AM_DEVICE("ramrombank", address_map_bank_device, amap16)
AM_RANGE(0x400000, 0x4007ff) AM_RAM AM_SHARE("mapram")
AM_RANGE(0x420000, 0x427fff) AM_RAM AM_SHARE("videoram")
AM_RANGE(0x460000, 0x460001) AM_READWRITE(diskdma_size_r, diskdma_size_w)
AM_RANGE(0x470000, 0x470001) AM_READ(line_printer_r)
AM_RANGE(0x480000, 0x480001) AM_WRITE(rtc_w)
AM_RANGE(0x4a0000, 0x4a0001) AM_WRITE(misc_control_w)
AM_RANGE(0x4d0000, 0x4d7fff) AM_WRITE(diskdma_ptr_w)
AM_RANGE(0x4e0000, 0x4e0001) AM_WRITE(disk_control_w)
AM_RANGE(0xe10000, 0xe10007) AM_DEVREADWRITE8("wd2797", wd_fdc_device_base, read, write, 0x00ff)
AM_RANGE(0xe30000, 0xe30001) AM_READ(rtc_r)
AM_RANGE(0xe40000, 0xe40001) AM_WRITE(error_enable_w)
AM_RANGE(0xe41000, 0xe41001) AM_WRITE(parity_enable_w)
AM_RANGE(0xe42000, 0xe42001) AM_WRITE(bpplus_w)
AM_RANGE(0xe43000, 0xe43001) AM_WRITE(romlmap_w)
AM_RANGE(0x800000, 0x803fff) AM_MIRROR(0x7fc000) AM_ROM AM_REGION("bootrom", 0)
// e70000 / e70002 = keyboard 6850 status/control and Rx data / Tx data
ADDRESS_MAP_END
static ADDRESS_MAP_START( ramrombank_map, AS_PROGRAM, 16, unixpc_state )
AM_RANGE(0x000000, 0x3fffff) AM_ROM AM_REGION("bootrom", 0)
AM_RANGE(0x400000, 0x7fffff) AM_READWRITE(ram_mmu_r, ram_mmu_w)
ADDRESS_MAP_END
/***************************************************************************
INPUT PORTS
***************************************************************************/
static INPUT_PORTS_START( unixpc )
INPUT_PORTS_END
/***************************************************************************
MACHINE DRIVERS
***************************************************************************/
static SLOT_INTERFACE_START( unixpc_floppies )
SLOT_INTERFACE( "525dd", FLOPPY_525_DD )
SLOT_INTERFACE_END
MACHINE_CONFIG_START(unixpc_state::unixpc)
// basic machine hardware
MCFG_CPU_ADD("maincpu", M68010, XTAL(10'000'000))
MCFG_CPU_PROGRAM_MAP(unixpc_mem)
// video hardware
MCFG_SCREEN_ADD("screen", RASTER)
MCFG_SCREEN_UPDATE_DRIVER(unixpc_state, screen_update)
MCFG_SCREEN_RAW_PARAMS(XTAL(20'000'000), 896, 0, 720, 367, 0, 348)
MCFG_SCREEN_PALETTE("palette")
// vsync should actually last 17264 pixels
MCFG_DEFAULT_LAYOUT(layout_unixpc)
MCFG_PALETTE_ADD_MONOCHROME("palette")
// internal ram
MCFG_RAM_ADD(RAM_TAG)
MCFG_RAM_DEFAULT_SIZE("1M")
MCFG_RAM_EXTRA_OPTIONS("2M")
// RAM/ROM bank
MCFG_DEVICE_ADD("ramrombank", ADDRESS_MAP_BANK, 0)
MCFG_DEVICE_PROGRAM_MAP(ramrombank_map)
MCFG_ADDRESS_MAP_BANK_ENDIANNESS(ENDIANNESS_BIG)
MCFG_ADDRESS_MAP_BANK_DATA_WIDTH(16)
MCFG_ADDRESS_MAP_BANK_STRIDE(0x400000)
// floppy
MCFG_DEVICE_ADD("wd2797", WD2797, 1000000)
MCFG_WD_FDC_INTRQ_CALLBACK(WRITELINE(unixpc_state, wd2797_intrq_w))
MCFG_WD_FDC_DRQ_CALLBACK(WRITELINE(unixpc_state, wd2797_drq_w))
MCFG_FLOPPY_DRIVE_ADD("wd2797:0", unixpc_floppies, "525dd", floppy_image_device::default_floppy_formats)
MACHINE_CONFIG_END
/***************************************************************************
ROM DEFINITIONS
***************************************************************************/
// ROMs were provided by Michael Lee und imaged by Philip Pemberton
ROM_START( 3b1 )
ROM_REGION16_BE(0x400000, "bootrom", 0)
ROM_LOAD16_BYTE("72-00617.15c", 0x000000, 0x002000, CRC(4e93ff40) SHA1(1a97c8d32ec862f7f5fa1032f1688b76ea0672cc))
ROM_LOAD16_BYTE("72-00616.14c", 0x000001, 0x002000, CRC(c61f7ae0) SHA1(ab3ac29935a2a587a083c4d175a5376badd39058))
ROM_END
/***************************************************************************
GAME DRIVERS
***************************************************************************/
// YEAR NAME PARENT COMPAT MACHINE INPUT STATE INIT COMPANY FULLNAME FLAGS
COMP( 1985, 3b1, 0, 0, unixpc, unixpc, unixpc_state, 0, "AT&T", "3B1", MACHINE_NOT_WORKING | MACHINE_NO_SOUND )
|