1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
|
// license:BSD-3-Clause
// copyright-holders:F. Ulivi
//
// ***************************************
// Driver for Intel Intellec MDS series-II
// ***************************************
//
// Documentation used for this driver:
// [1] Intel, manual 9800554-04 rev. D - Intellec series II MDS - Schematic drawings
// [2] Intel, manual 9800556-02 rev. B - Intellec series II MDS - Hardware reference manual
// [3] Intel, manual 9800555-02 rev. B - Intellec series II MDS - Hardware interface manual
// [4] Intel, manual 9800605-02 rev. B - Intellec series II MDS - Boot/monitor listing
//
// All these manuals are available on http://www.bitsavers.org
//
// An Intellec MDS series-II is composed of the following boards:
//
// **********
// Integrated Processor Card (IPC) or Integrated Processor Board (IPB)
//
// This is the board where the OS (ISIS-II) and the application software run.
// This driver emulates an IPC.
// IPC is composed as follows:
// A83 8085A-2 CPU @ 4 MHz
// 64k of DRAM
// A82 2732 EPROM with monitor & boot firmware (assembly source of this ROM is in [4])
// A66 8259A System PIC
// A89 8259A Local PIC
// A86 8253 PIT
// A91 8251A Serial channel #0
// A90 8251A Serial channel #1
//
// **********
// I/O Controller (IOC)
//
// This board acts as a controller for all I/O of the system.
// It is structured as if it were 2 boards in one:
// One part (around 8080) controls Keyboard, CRT & floppy, the other part (around PIO 8041A) controls all parallel I/Os
// (Line printer, Paper tape puncher, Paper tape reader, I/O to PROM programmer).
// Both parts are interfaced to IPC through a bidirectional 8-bit bus.
// IOC is composed of these parts:
// A69 8080A-2 CPU @ 2.448 MHz
// 8k of DRAM
// A50 2716
// A51 2716
// A52 2716
// A53 2716 EPROMs with IOC firmware
// A58 8257 DMA controller
// A35 8253 PIT
// A1 8271 Floppy controller
// A20 8275 CRT controller
// A19 2708 Character generator ROM
// LS1 3.3 kHz beeper
// A72 8041A CPU @ 6 MHz (PIO: parallel I/O)
//
// **********
// Keyboard controller
//
// Keyboard is controlled by a 8741 CPU that scans the key matrix and sends key codes to IOC through a 8-bit bus.
//
// A3 8741 CPU @ 3.58 MHz
//
// Huge thanks to Dave Mabry for dumping IOC firmware, KB firmware and character generator. This driver would not
// exist without his dumps.
// (https://web.archive.org/web/20080509062332/http://www.s100-manuals.com/intel/IOC_iMDX_511_Upgrade.zip)
//
// Basic usage / test info:
// To use the system set DIP switches to:
// Floppy present
// IOC mode Diagnostic
// Keyboard present
// and reset the system. The built-in diagnostic mode should start.
//
// Another test is loading ISIS-II (the Intel OS for this system). Floppy image
// 9500007-07_ISIS-II_OPERATING_SYSTEM_DISKETTE_Ver_4.3.IMD
// To load it, the "IOC mode" should be set to "On line", the floppy image
// should be mounted and the system reset. After a few seconds the ISIS-II
// prompt should appear. A command that could be tried is "DIR" that lists
// the content of floppy disk.
#include "emu.h"
#include "machine/imds2ioc.h"
#include "cpu/i8085/i8085.h"
#include "machine/74259.h"
#include "machine/i8251.h"
#include "machine/pit8253.h"
#include "machine/pic8259.h"
#include "bus/rs232/rs232.h"
#include "bus/multibus/multibus.h"
#include "bus/multibus/isbc202.h"
// CPU oscillator of IPC board: 8 MHz
#define IPC_XTAL_Y2 8_MHz_XTAL
// Y1 oscillator of IPC board: 19.6608 MHz
#define IPC_XTAL_Y1 19.6608_MHz_XTAL
class imds2_state : public driver_device
{
public:
imds2_state(const machine_config &mconfig, device_type type, const char *tag);
void imds2(machine_config &config);
private:
uint8_t ipc_mem_read(offs_t offset);
void ipc_mem_write(offs_t offset, uint8_t data);
void ipc_control_w(uint8_t data);
DECLARE_WRITE_LINE_MEMBER(ipc_intr_w);
uint8_t ipcsyspic_r(offs_t offset);
uint8_t ipclocpic_r(offs_t offset);
void ipcsyspic_w(offs_t offset, uint8_t data);
void ipclocpic_w(offs_t offset, uint8_t data);
virtual void driver_start() override;
virtual void driver_reset() override;
void ipc_io_map(address_map &map);
void ipc_mem_map(address_map &map);
u8 bus_pio_r(offs_t offset) { return m_bus->space(AS_IO).read_byte(offset); }
void bus_pio_w(offs_t offset, u8 data) { m_bus->space(AS_IO).write_byte(offset, data); }
required_device<i8085a_cpu_device> m_ipccpu;
required_device<pic8259_device> m_ipcsyspic;
required_device<pic8259_device> m_ipclocpic;
required_device<pit8253_device> m_ipctimer;
required_device_array<i8251_device, 2> m_ipcusart;
required_device<ls259_device> m_ipcctrl;
required_device_array<rs232_port_device, 2> m_serial;
required_device<imds2ioc_device> m_ioc;
required_device<multibus_device> m_bus;
required_device<multibus_slot_device> m_slot;
required_shared_ptr<u8> m_ram;
memory_view m_boot;
};
void imds2_state::ipc_mem_map(address_map &map)
{
map(0x0000, 0xffff).ram().share("ram");
// selectively map the boot/diagnostic segment
map(0x0000, 0xefff).view(m_boot);
// SEL_BOOT/ == 0 and START_UP/ == 0
m_boot[0](0x0000, 0x07ff).rom().region("ipcrom", 0);
m_boot[0](0xe800, 0xefff).rom().region("ipcrom", 0);
// SEL_BOOT/ == 0 and START_UP/ == 1
m_boot[1](0xe800, 0xefff).rom().region("ipcrom", 0);
// monitor segment
map(0xf800, 0xffff).rom().region("ipcrom", 0x800);
}
void imds2_state::ipc_io_map(address_map &map)
{
map.unmap_value_low();
// map PIO to Multibus by default
map(0x00, 0xff).rw(FUNC(imds2_state::bus_pio_r), FUNC(imds2_state::bus_pio_w));
// local bus PIO
map(0xc0, 0xc1).rw(m_ioc, FUNC(imds2ioc_device::dbb_master_r), FUNC(imds2ioc_device::dbb_master_w));
map(0xf0, 0xf3).rw(m_ipctimer, FUNC(pit8253_device::read), FUNC(pit8253_device::write));
map(0xf4, 0xf5).rw(m_ipcusart[0], FUNC(i8251_device::read), FUNC(i8251_device::write));
map(0xf6, 0xf7).rw(m_ipcusart[1], FUNC(i8251_device::read), FUNC(i8251_device::write));
map(0xf8, 0xf9).rw(m_ioc, FUNC(imds2ioc_device::pio_master_r), FUNC(imds2ioc_device::pio_master_w));
map(0xfa, 0xfb).rw(FUNC(imds2_state::ipclocpic_r), FUNC(imds2_state::ipclocpic_w));
map(0xfc, 0xfd).rw(FUNC(imds2_state::ipcsyspic_r), FUNC(imds2_state::ipcsyspic_w));
map(0xff, 0xff).w(FUNC(imds2_state::ipc_control_w));
}
imds2_state::imds2_state(const machine_config &mconfig, device_type type, const char *tag) :
driver_device(mconfig, type, tag),
m_ipccpu(*this, "ipccpu"),
m_ipcsyspic(*this, "ipcsyspic"),
m_ipclocpic(*this, "ipclocpic"),
m_ipctimer(*this, "ipctimer"),
m_ipcusart(*this, "ipcusart%u", 0U),
m_ipcctrl(*this, "ipcctrl"),
m_serial(*this, "serial%u", 0U),
m_ioc(*this, "ioc"),
m_bus(*this, "slot"),
m_slot(*this, "slot:1"),
m_ram(*this, "ram"),
m_boot(*this, "boot")
{
}
void imds2_state::ipc_control_w(uint8_t data)
{
// See A84, pg 28 of [1]
// b3 is ~(bit to be written)
// b2-b0 is ~(no. of bit to be written)
m_ipcctrl->write_bit(~data & 7, BIT(~data, 3));
// SEL_BOOT/ == 0
if (!m_ipcctrl->q3_r())
// START_UP/
m_boot.select(m_ipcctrl->q5_r());
else
m_boot.disable();
}
WRITE_LINE_MEMBER(imds2_state::ipc_intr_w)
{
m_ipccpu->set_input_line(I8085_INTR_LINE, (state != 0) && m_ipcctrl->q2_r());
}
uint8_t imds2_state::ipcsyspic_r(offs_t offset)
{
return m_ipcsyspic->read(!BIT(offset, 0));
}
uint8_t imds2_state::ipclocpic_r(offs_t offset)
{
return m_ipclocpic->read(!BIT(offset, 0));
}
void imds2_state::ipcsyspic_w(offs_t offset, uint8_t data)
{
m_ipcsyspic->write(!BIT(offset, 0), data);
}
void imds2_state::ipclocpic_w(offs_t offset, uint8_t data)
{
m_ipclocpic->write(!BIT(offset, 0), data);
}
void imds2_state::driver_start()
{
// share local RAM on Multibus
m_bus->space(AS_PROGRAM).install_ram(0x0000, 0xffff, m_ram.target());
}
void imds2_state::driver_reset()
{
m_boot.select(0);
}
static INPUT_PORTS_START(imds2)
INPUT_PORTS_END
static void imds2_cards(device_slot_interface &device)
{
device.option_add("isbc202", ISBC202);
}
void imds2_state::imds2(machine_config &config)
{
I8085A(config, m_ipccpu, IPC_XTAL_Y2); // CLK OUT = 4 MHz
m_ipccpu->set_addrmap(AS_PROGRAM, &imds2_state::ipc_mem_map);
m_ipccpu->set_addrmap(AS_IO, &imds2_state::ipc_io_map);
m_ipccpu->in_inta_func().set("ipcsyspic", FUNC(pic8259_device::acknowledge));
//config.set_maximum_quantum(attotime::from_hz(100));
PIC8259(config, m_ipcsyspic, 0);
m_ipcsyspic->out_int_callback().set(FUNC(imds2_state::ipc_intr_w));
m_ipcsyspic->in_sp_callback().set_constant(1);
PIC8259(config, m_ipclocpic, 0);
m_ipclocpic->out_int_callback().set(m_ipcsyspic, FUNC(pic8259_device::ir7_w));
m_ipclocpic->in_sp_callback().set_constant(0);
PIT8253(config, m_ipctimer, 0);
m_ipctimer->set_clk<0>(IPC_XTAL_Y1 / 16);
m_ipctimer->set_clk<1>(IPC_XTAL_Y1 / 16);
m_ipctimer->set_clk<2>(IPC_XTAL_Y1 / 16);
m_ipctimer->out_handler<0>().set(m_ipcusart[0], FUNC(i8251_device::write_txc));
m_ipctimer->out_handler<0>().append(m_ipcusart[0], FUNC(i8251_device::write_rxc));
m_ipctimer->out_handler<1>().set(m_ipcusart[1], FUNC(i8251_device::write_txc));
m_ipctimer->out_handler<1>().append(m_ipcusart[1], FUNC(i8251_device::write_rxc));
m_ipctimer->out_handler<2>().set(m_ipclocpic, FUNC(pic8259_device::ir4_w));
I8251(config, m_ipcusart[0], IPC_XTAL_Y1 / 9);
m_ipcusart[0]->rts_handler().set(m_ipcusart[0], FUNC(i8251_device::write_cts));
m_ipcusart[0]->rxrdy_handler().set(m_ipclocpic, FUNC(pic8259_device::ir0_w));
m_ipcusart[0]->txrdy_handler().set(m_ipclocpic, FUNC(pic8259_device::ir1_w));
m_ipcusart[0]->txd_handler().set(m_serial[0], FUNC(rs232_port_device::write_txd));
I8251(config, m_ipcusart[1], IPC_XTAL_Y1 / 9);
m_ipcusart[1]->rxrdy_handler().set(m_ipclocpic, FUNC(pic8259_device::ir2_w));
m_ipcusart[1]->txrdy_handler().set(m_ipclocpic, FUNC(pic8259_device::ir3_w));
m_ipcusart[1]->txd_handler().set(m_serial[1], FUNC(rs232_port_device::write_txd));
m_ipcusart[1]->rts_handler().set(m_serial[1], FUNC(rs232_port_device::write_rts));
m_ipcusart[1]->dtr_handler().set(m_serial[1], FUNC(rs232_port_device::write_dtr));
LS259(config, m_ipcctrl); // A84
RS232_PORT(config, m_serial[0], default_rs232_devices, nullptr);
m_serial[0]->rxd_handler().set(m_ipcusart[0], FUNC(i8251_device::write_rxd));
m_serial[0]->dsr_handler().set(m_ipcusart[0], FUNC(i8251_device::write_dsr));
RS232_PORT(config, m_serial[1], default_rs232_devices, nullptr);
m_serial[1]->rxd_handler().set(m_ipcusart[1], FUNC(i8251_device::write_rxd));
m_serial[1]->cts_handler().set(m_ipcusart[1], FUNC(i8251_device::write_cts));
m_serial[1]->dsr_handler().set(m_ipcusart[1], FUNC(i8251_device::write_dsr));
IMDS2IOC(config, m_ioc);
m_ioc->master_intr_cb().set(m_ipclocpic, FUNC(pic8259_device::ir6_w));
m_ioc->parallel_int_cb().set(m_ipclocpic, FUNC(pic8259_device::ir5_w));
MULTIBUS(config, m_bus, 9'830'400);
MULTIBUS_SLOT(config, m_slot, m_bus, imds2_cards, nullptr, false); // FIXME: isbc202
}
ROM_START(imds2)
// ROM definition of IPC cpu (8085A)
ROM_REGION(0x1000, "ipcrom", 0)
ROM_DEFAULT_BIOS("mon13")
// 1x2732 Copyright 1979
ROM_SYSTEM_BIOS(0, "mon13", "Series II Monitor v1.3")
ROMX_LOAD("ipc13_a82.bin", 0x0000, 0x1000, CRC(0889394f) SHA1(b7525baf1884a7d67402dea4b5566016a9861ef2), ROM_BIOS(0))
// 2x2716 Copyright 1978
ROM_SYSTEM_BIOS(1, "mon12", "Series II Monitor v1.2")
ROMX_LOAD("ipc12_a57.bin", 0x0000, 0x0800, CRC(6496efaf) SHA1(1a9c0f1b19c1807803db3f1543f51349d7fd693a), ROM_BIOS(1))
ROMX_LOAD("ipc12_a48.bin", 0x0800, 0x0800, CRC(258dc9a6) SHA1(3fde993aee06d9af5093d7a2d9a8cbd71fed0951), ROM_BIOS(1))
// 2x2716 Copyright 1977
ROM_SYSTEM_BIOS(2, "mon11", "Series II Monitor v1.1")
ROMX_LOAD("ipc11_a57.bin", 0x0000, 0x0800, CRC(ffb7c036) SHA1(6f60cdfe20621c4b633c972adcb644a1c02eaa39), ROM_BIOS(2))
ROMX_LOAD("ipc11_a48.bin", 0x0800, 0x0800, CRC(3696ff28) SHA1(38b435e10a81629430275aec051fb0a55ec1f6fd), ROM_BIOS(2))
ROM_END
/* YEAR NAME PARENT COMPAT MACHINE INPUT CLASS INIT COMPANY FULLNAME */
COMP( 1979, imds2, 0, 0, imds2, imds2, imds2_state, empty_init, "Intel", "Intellec MDS-II", 0)
|