summaryrefslogtreecommitdiffstats
path: root/src/mame/drivers/gts1.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/mame/drivers/gts1.cpp')
-rw-r--r--src/mame/drivers/gts1.cpp44
1 files changed, 22 insertions, 22 deletions
diff --git a/src/mame/drivers/gts1.cpp b/src/mame/drivers/gts1.cpp
index 92d72a62d20..2d7915f1976 100644
--- a/src/mame/drivers/gts1.cpp
+++ b/src/mame/drivers/gts1.cpp
@@ -110,12 +110,12 @@ private:
virtual void machine_reset() override;
required_device<cpu_device> m_maincpu;
required_ioport_array<5> m_switches;
- UINT8 m_strobe; //!< switches strobe lines (5 lower bits used)
- UINT8 m_nvram_addr; //!< NVRAM address
+ uint8_t m_strobe; //!< switches strobe lines (5 lower bits used)
+ uint8_t m_nvram_addr; //!< NVRAM address
bool m_nvram_e2; //!< NVRWAM enable (E2 line)
bool m_nvram_wr; //!< NVRWAM write (W/R line)
- UINT16 m_6351_addr; //!< ROM MM6351 address (12 bits)
- UINT16 m_z30_out; //!< 4-to-16 decoder outputs
+ uint16_t m_6351_addr; //!< ROM MM6351 address (12 bits)
+ uint16_t m_z30_out; //!< 4-to-16 decoder outputs
};
static ADDRESS_MAP_START( gts1_map, AS_PROGRAM, 8, gts1_state )
@@ -342,7 +342,7 @@ DRIVER_INIT_MEMBER(gts1_state,gts1)
READ8_MEMBER (gts1_state::gts1_solenoid_r)
{
- UINT8 data = 0;
+ uint8_t data = 0;
LOG(("%s: solenoid[%02x] -> %x\n", __FUNCTION__, offset, data));
return data;
}
@@ -397,7 +397,7 @@ WRITE8_MEMBER(gts1_state::gts1_solenoid_w)
READ8_MEMBER (gts1_state::gts1_switches_r)
{
- UINT8 data = 1;
+ uint8_t data = 1;
if (offset >= 8 && offset < 16) {
const int bit = offset - 8;
for (int i = 0; i < 5; i++) {
@@ -439,7 +439,7 @@ WRITE8_MEMBER(gts1_state::gts1_display_w)
#define _f (1 << 5)
#define _g (1 << 6)
#define _h (1 << 7)
- static const UINT8 ttl7448_mod[16] = {
+ static const uint8_t ttl7448_mod[16] = {
/* 0 */ _a | _b | _c | _d | _e | _f,
/* 1 */ _h,
/* 2 */ _a | _b | _d | _e | _g,
@@ -457,8 +457,8 @@ WRITE8_MEMBER(gts1_state::gts1_display_w)
/* e */ _d | _e | _f | _g,
/* f */ 0
};
- UINT8 a = ttl7448_mod[(data >> 0) & 15];
- UINT8 b = ttl7448_mod[(data >> 4) & 15];
+ uint8_t a = ttl7448_mod[(data >> 0) & 15];
+ uint8_t b = ttl7448_mod[(data >> 4) & 15];
// LOG(("%s: offset:%d data:%02x a:%02x b:%02x\n", __FUNCTION__, offset, data, a, b));
if ((offset % 8) < 7) {
output().set_indexed_value("digit8_", offset, a);
@@ -493,13 +493,13 @@ WRITE8_MEMBER(gts1_state::gts1_display_w)
*/
READ8_MEMBER (gts1_state::gts1_nvram_r)
{
- UINT8 data = 0x0f;
+ uint8_t data = 0x0f;
switch (offset)
{
case 0: // group A
// FIXME: Schematics says TO Z5
if (!m_nvram_wr && m_nvram_e2) {
- UINT8* nvram = memregion("nvram")->base();
+ uint8_t* nvram = memregion("nvram")->base();
assert(nvram != nullptr);
data = nvram[m_nvram_addr];
LOG(("%s: nvram[%02x] -> %x\n", __FUNCTION__, m_nvram_addr, data));
@@ -531,7 +531,7 @@ WRITE8_MEMBER(gts1_state::gts1_nvram_w)
case 2: // group C - data bits 3:0 of NVRAM
if (m_nvram_wr && m_nvram_e2) {
LOG(("%s: nvram[%02x] <- %x\n", __FUNCTION__, m_nvram_addr, data & 15));
- UINT8* nvram = memregion("nvram")->base();
+ uint8_t* nvram = memregion("nvram")->base();
assert(nvram != nullptr);
nvram[m_nvram_addr] = data & 15;
}
@@ -546,11 +546,11 @@ WRITE8_MEMBER(gts1_state::gts1_nvram_w)
*/
READ8_MEMBER (gts1_state::gts1_lamp_apm_r)
{
- UINT8 data = 0x0f;
+ uint8_t data = 0x0f;
switch (offset) {
case 0: // group A switches S01-S04, S09-S12, S17-S20
if (m_z30_out & 1) {
- UINT8 dsw0 = ioport("DSW0")->read();
+ uint8_t dsw0 = ioport("DSW0")->read();
if (0 == BIT(dsw0,0)) // S01
data &= ~(1 << 3);
if (0 == BIT(dsw0,1)) // S02
@@ -561,7 +561,7 @@ READ8_MEMBER (gts1_state::gts1_lamp_apm_r)
data &= ~(1 << 0);
}
if (m_z30_out & 2) {
- UINT8 dsw1 = ioport("DSW1")->read();
+ uint8_t dsw1 = ioport("DSW1")->read();
if (0 == BIT(dsw1,0)) // S09
data &= ~(1 << 0);
if (0 == BIT(dsw1,1)) // S10
@@ -572,7 +572,7 @@ READ8_MEMBER (gts1_state::gts1_lamp_apm_r)
data &= ~(1 << 3);
}
if (m_z30_out & 4) {
- UINT8 dsw2 = ioport("DSW2")->read();
+ uint8_t dsw2 = ioport("DSW2")->read();
if (0 == BIT(dsw2,0)) // S17
data &= ~(1 << 0);
if (0 == BIT(dsw2,1)) // S18
@@ -585,7 +585,7 @@ READ8_MEMBER (gts1_state::gts1_lamp_apm_r)
break;
case 1: // group B switches S05-S08, S09-S12, S17-S20
if (m_z30_out & 1) {
- UINT8 dsw0 = ioport("DSW0")->read();
+ uint8_t dsw0 = ioport("DSW0")->read();
if (0 == BIT(dsw0,4)) // S05
data &= ~(1 << 3);
if (0 == BIT(dsw0,5)) // S06
@@ -596,7 +596,7 @@ READ8_MEMBER (gts1_state::gts1_lamp_apm_r)
data &= ~(1 << 0);
}
if (m_z30_out & 2) {
- UINT8 dsw1 = ioport("DSW1")->read();
+ uint8_t dsw1 = ioport("DSW1")->read();
if (0 == BIT(dsw1,4)) // S13
data &= ~(1 << 0);
if (0 == BIT(dsw1,5)) // S14
@@ -607,7 +607,7 @@ READ8_MEMBER (gts1_state::gts1_lamp_apm_r)
data &= ~(1 << 3);
}
if (m_z30_out & 4) {
- UINT8 dsw2 = ioport("DSW2")->read();
+ uint8_t dsw2 = ioport("DSW2")->read();
if (0 == BIT(dsw2,4)) // S21
data &= ~(1 << 0);
if (0 == BIT(dsw2,5)) // S22
@@ -650,7 +650,7 @@ WRITE8_MEMBER(gts1_state::gts1_lamp_apm_w)
READ8_MEMBER (gts1_state::gts1_io_r)
{
- const UINT8 data = 0x0f;
+ const uint8_t data = 0x0f;
LOG(("%s: unmapped io[%02x] -> %x\n", __FUNCTION__, offset, data));
return data;
}
@@ -663,8 +663,8 @@ WRITE8_MEMBER(gts1_state::gts1_io_w)
READ8_MEMBER (gts1_state::gts1_pa_r)
{
// return ROM nibble
- UINT8 *ROM = memregion("maincpu")->base();
- UINT8 data = ROM[0x2000 + m_6351_addr] & 0x0f;
+ uint8_t *ROM = memregion("maincpu")->base();
+ uint8_t data = ROM[0x2000 + m_6351_addr] & 0x0f;
LOG(("%s: ROM[%03x]:%02x\n", __FUNCTION__, m_6351_addr, data));
return data;
}