summaryrefslogtreecommitdiffstatshomepage
path: root/src/mess/machine/wswan.c
blob: 1295dc7e6e69a88dd81ec2308e9d8fc0ff9cafe4 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
/***************************************************************************

  wswan.c

  Machine file to handle emulation of the Bandai WonderSwan.

  Anthony Kruize
  Wilbert Pol

TODO:
  SRAM sizes should be in kbit instead of kbytes(?). This raises a few
  interesting issues:
  - mirror of smaller <64KBYTE/512kbit sram sizes
  - banking when using 1M or 2M sram sizes

***************************************************************************/

#include "includes/wswan.h"

#define INTERNAL_EEPROM_SIZE    1024

enum enum_system { TYPE_WSWAN=0, TYPE_WSC };
enum enum_sram { SRAM_NONE=0, SRAM_64K, SRAM_256K, SRAM_512K, SRAM_1M, SRAM_2M, EEPROM_1K, EEPROM_16K, EEPROM_8K, SRAM_UNKNOWN };
static const char *const wswan_sram_str[] = { "none", "64Kbit SRAM", "256Kbit SRAM", "512Kbit SRAM", "1Mbit SRAM", "2Mbit SRAM", "1Kbit EEPROM", "16Kbit EEPROM", "8Kbit EEPROM", "Unknown" };
static const int wswan_sram_size[] = { 0, 64*1024/8, 256*1024/8, 512*1024/8, 1024*1024/8, 2*1024*1024/8,  1024/8, 16*1024/8, 8*1024/8, 0 };




static const UINT8 ws_portram_init[256] =
{
	0x00, 0x00, 0x00/*?*/, 0xbb, 0x00, 0x00, 0x00, 0x26, 0xfe, 0xde, 0xf9, 0xfb, 0xdb, 0xd7, 0x7f, 0xf5,
	0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x9e, 0x9b, 0x00, 0x00, 0x00, 0x00, 0x99, 0xfd, 0xb7, 0xdf,
	0x30, 0x57, 0x75, 0x76, 0x15, 0x73, 0x70/*77?*/, 0x77, 0x20, 0x75, 0x50, 0x36, 0x70, 0x67, 0x50, 0x77,
	0x57, 0x54, 0x75, 0x77, 0x75, 0x17, 0x37, 0x73, 0x50, 0x57, 0x60, 0x77, 0x70, 0x77, 0x10, 0x73,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x0a, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1f, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00,
	0x87, 0x00, 0x0c, 0x00, 0x00, 0x00, 0x4f, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0xdb, 0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x42, 0x00, 0x83, 0x00,
	0x2f, 0x3f, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1,
	0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1,
	0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1,
	0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1, 0xd1
};

/*
    Some fake bios code to initialize some registers and set up some things on the wonderswan.
    The code from f:ffe0 which gets copied to 0:0400 is taken from a wonderswan crystal's initial
    memory settings. Lacking real bios dumps we will use this....

    The setting of SP to 2000h is what's needed to get Wonderswan Colloseum to boot.

    f000:ffc0
    FC             cld
    BC 00 20       mov sp,2000h
    68 00 00       push 0000h
    07             pop es
    68 00 F0       push F000h
    1F             pop ds
    BF 00 04       mov di,0400h
    BE E0 FF       mov si,FFE0h
    B9 10 00       mov cx,0010h
    F3 A4          rep movsb
    B0 2F          mov al,2Fh
    E6 C0          out al,C0h
    EA 00 04 00 00 jmp 0000:0400

    f000:ffe0
    E4 A0          in al, A0h
    0C 01          or al,01h
    E6 A0          out al,A0h
    EA 00 00 FF FF jmp FFFFh:0000h

*/
static const UINT8 ws_fake_bios_code[] = {
	0xfc, 0xbc, 0x00, 0x20, 0x68, 0x00, 0x00, 0x07, 0x68, 0x00, 0xf0, 0x1f, 0xbf, 0x00, 0x04, 0xbe,
	0xe0, 0xff, 0xb9, 0x10, 0x00, 0xf3, 0xa4, 0xb0, 0x2f, 0xe6, 0xc0, 0xea, 0x00, 0x04, 0x00, 0x00,
	0xe4, 0xa0, 0x0c, 0x01, 0xe6, 0xa0, 0xea, 0x00, 0x00, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00,
	0xea, 0xc0, 0xff, 0x00, 0xf0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
};

void wswan_state::wswan_handle_irqs()
{
	if ( m_ws_portram[0xb2] & m_ws_portram[0xb6] & WSWAN_IFLAG_HBLTMR )
	{
		m_maincpu->set_input_line_and_vector(0, HOLD_LINE, m_ws_portram[0xb0] + WSWAN_INT_HBLTMR );
	}
	else if ( m_ws_portram[0xb2] & m_ws_portram[0xb6] & WSWAN_IFLAG_VBL )
	{
		m_maincpu->set_input_line_and_vector(0, HOLD_LINE, m_ws_portram[0xb0] + WSWAN_INT_VBL );
	}
	else if ( m_ws_portram[0xb2] & m_ws_portram[0xb6] & WSWAN_IFLAG_VBLTMR )
	{
		m_maincpu->set_input_line_and_vector(0, HOLD_LINE, m_ws_portram[0xb0] + WSWAN_INT_VBLTMR );
	}
	else if ( m_ws_portram[0xb2] & m_ws_portram[0xb6] & WSWAN_IFLAG_LCMP )
	{
		m_maincpu->set_input_line_and_vector(0, HOLD_LINE, m_ws_portram[0xb0] + WSWAN_INT_LCMP );
	}
	else if ( m_ws_portram[0xb2] & m_ws_portram[0xb6] & WSWAN_IFLAG_SRX )
	{
		m_maincpu->set_input_line_and_vector(0, HOLD_LINE, m_ws_portram[0xb0] + WSWAN_INT_SRX );
	}
	else if ( m_ws_portram[0xb2] & m_ws_portram[0xb6] & WSWAN_IFLAG_RTC )
	{
		m_maincpu->set_input_line_and_vector(0, HOLD_LINE, m_ws_portram[0xb0] + WSWAN_INT_RTC );
	}
	else if ( m_ws_portram[0xb2] & m_ws_portram[0xb6] & WSWAN_IFLAG_KEY )
	{
		m_maincpu->set_input_line_and_vector(0, HOLD_LINE, m_ws_portram[0xb0] + WSWAN_INT_KEY );
	}
	else if ( m_ws_portram[0xb2] & m_ws_portram[0xb6] & WSWAN_IFLAG_STX )
	{
		m_maincpu->set_input_line_and_vector(0, HOLD_LINE, m_ws_portram[0xb0] + WSWAN_INT_STX );
	}
	else
	{
		m_maincpu->set_input_line(0, CLEAR_LINE );
	}
}

void wswan_state::wswan_set_irq_line(int irq)
{
	if ( m_ws_portram[0xb2] & irq )
	{
		m_ws_portram[0xb6] |= irq;
		wswan_handle_irqs();
	}
}

void wswan_state::wswan_clear_irq_line(int irq)
{
	m_ws_portram[0xb6] &= ~irq;
	wswan_handle_irqs();
}

TIMER_CALLBACK_MEMBER(wswan_state::wswan_rtc_callback)
{
	/* A second passed */
	m_rtc.second = m_rtc.second + 1;
	if ( ( m_rtc.second & 0x0F ) > 9 )
	{
		m_rtc.second = ( m_rtc.second & 0xF0 ) + 0x10;
	}

	/* Check for minute passed */
	if ( m_rtc.second >= 0x60 )
	{
		m_rtc.second = 0;
		m_rtc.minute = m_rtc.minute + 1;
		if ( ( m_rtc.minute & 0x0F ) > 9 )
		{
			m_rtc.minute = ( m_rtc.minute & 0xF0 ) + 0x10;
		}
	}

	/* Check for hour passed */
	if ( m_rtc.minute >= 0x60 )
	{
		m_rtc.minute = 0;
		m_rtc.hour = m_rtc.hour + 1;
		if ( ( m_rtc.hour & 0x0F ) > 9 )
		{
			m_rtc.hour = ( m_rtc.hour & 0xF0 ) + 0x10;
		}
		if ( m_rtc.hour == 0x12 )
		{
			m_rtc.hour |= 0x80;
		}
	}

	/* Check for day passed */
	if ( m_rtc.hour >= 0x24 )
	{
		m_rtc.hour = 0;
		m_rtc.day = m_rtc.day + 1;
	}
}

void wswan_state::wswan_machine_stop()
{
	device_image_interface *image = dynamic_cast<device_image_interface *>(machine().device("cart"));
	if ( m_eeprom.size )
	{
		image->battery_save(m_eeprom.data, m_eeprom.size );
	}
}

void wswan_state::wswan_setup_bios()
{
	if ( m_ws_bios_bank == NULL )
	{
		m_ws_bios_bank = auto_alloc_array(machine(), UINT8, 0x10000 );
		memcpy( m_ws_bios_bank + 0xffc0, ws_fake_bios_code, 0x40 );
	}
}

void wswan_state::wswan_setup_banks()
{
	static const char *rom_bank_tags[14] = { "rom1", "rom2", "rom3", "rom4", "rom5", "rom6", "rom7",
		"rom8", "rom9", "rom10", "rom11", "rom12", "rom13", "rom14" };
	for (int i = 0; i < 14; i++)
		m_rom_bank[i] = membank(rom_bank_tags[i]);
}

void wswan_state::wswan_register_save()
{
	save_item(NAME(m_ws_portram));
	save_item(NAME(m_internal_eeprom));
	save_item(NAME(m_bios_disabled));
	save_item(NAME(m_rotate));
	save_item(NAME(m_bank_base));

	save_item(NAME(m_vdp.layer_bg_enable));
	save_item(NAME(m_vdp.layer_fg_enable));
	save_item(NAME(m_vdp.sprites_enable));
	save_item(NAME(m_vdp.window_sprites_enable));
	save_item(NAME(m_vdp.window_fg_mode));
	save_item(NAME(m_vdp.current_line));
	save_item(NAME(m_vdp.line_compare));
	save_item(NAME(m_vdp.sprite_table_address));
	save_item(NAME(m_vdp.sprite_table_buffer));
	save_item(NAME(m_vdp.sprite_first));
	save_item(NAME(m_vdp.sprite_count));
	save_item(NAME(m_vdp.layer_bg_address));
	save_item(NAME(m_vdp.layer_fg_address));
	save_item(NAME(m_vdp.window_fg_left));
	save_item(NAME(m_vdp.window_fg_top));
	save_item(NAME(m_vdp.window_fg_right));
	save_item(NAME(m_vdp.window_fg_bottom));
	save_item(NAME(m_vdp.window_sprites_left));
	save_item(NAME(m_vdp.window_sprites_top));
	save_item(NAME(m_vdp.window_sprites_right));
	save_item(NAME(m_vdp.window_sprites_bottom));
	save_item(NAME(m_vdp.layer_bg_scroll_x));
	save_item(NAME(m_vdp.layer_bg_scroll_y));
	save_item(NAME(m_vdp.layer_fg_scroll_x));
	save_item(NAME(m_vdp.layer_fg_scroll_y));
	save_item(NAME(m_vdp.lcd_enable));
	save_item(NAME(m_vdp.icons));
	save_item(NAME(m_vdp.color_mode));
	save_item(NAME(m_vdp.colors_16));
	save_item(NAME(m_vdp.tile_packed));
	save_item(NAME(m_vdp.timer_hblank_enable));
	save_item(NAME(m_vdp.timer_hblank_mode));
	save_item(NAME(m_vdp.timer_hblank_reload));
	save_item(NAME(m_vdp.timer_vblank_enable));
	save_item(NAME(m_vdp.timer_vblank_mode));
	save_item(NAME(m_vdp.timer_vblank_reload));
	save_item(NAME(m_vdp.timer_vblank_count));
	save_item(NAME(m_vdp.main_palette));

	save_item(NAME(m_eeprom.mode));
	save_item(NAME(m_eeprom.address));
	save_item(NAME(m_eeprom.command));
	save_item(NAME(m_eeprom.start));
	save_item(NAME(m_eeprom.write_enabled));
	save_item(NAME(m_eeprom.size));
	if (m_eeprom.size)
		save_pointer(NAME(m_eeprom.data), m_eeprom.size);

	save_item(NAME(m_rtc.present));
	save_item(NAME(m_rtc.setting));
	save_item(NAME(m_rtc.year));
	save_item(NAME(m_rtc.month));
	save_item(NAME(m_rtc.day));
	save_item(NAME(m_rtc.day_of_week));
	save_item(NAME(m_rtc.hour));
	save_item(NAME(m_rtc.minute));
	save_item(NAME(m_rtc.second));
	save_item(NAME(m_rtc.index));

	save_item(NAME(m_sound_dma.source));
	save_item(NAME(m_sound_dma.size));
	save_item(NAME(m_sound_dma.enable));

	machine().save().register_postload(save_prepost_delegate(FUNC(wswan_state::wswan_postload), this));
}

void wswan_state::wswan_postload()
{
	address_space &space = m_maincpu->space(AS_PROGRAM);
	// restore the vdp pointers
	m_vdp.vram = (UINT8*)space.get_read_ptr(0);
	m_vdp.palette_vram = (UINT8*)space.get_read_ptr(( m_system_type == TYPE_WSC ) ? 0xFE00 : 0 );
	// restore banks
	for (int i = 0; i < 14; i++)
		m_rom_bank[i]->set_entry(m_bank_base[i]);
}


void wswan_state::machine_start()
{
	m_ws_bios_bank = NULL;
	m_system_type = TYPE_WSWAN;
	machine().add_notifier(MACHINE_NOTIFY_EXIT, machine_notify_delegate(FUNC(wswan_state::wswan_machine_stop),this));
	m_vdp.timer = machine().scheduler().timer_alloc(timer_expired_delegate(FUNC(wswan_state::wswan_scanline_interrupt),this), &m_vdp );
	m_vdp.timer->adjust( attotime::from_ticks( 256, 3072000 ), 0, attotime::from_ticks( 256, 3072000 ) );

	wswan_setup_bios();
	wswan_setup_banks();
	wswan_register_save();

	/* Set up RTC timer */
	if (m_rtc.present)
		machine().scheduler().timer_pulse(attotime::from_seconds(1), timer_expired_delegate(FUNC(wswan_state::wswan_rtc_callback),this));

	machine().device<nvram_device>("nvram")->set_base(m_internal_eeprom, INTERNAL_EEPROM_SIZE);
}

MACHINE_START_MEMBER(wswan_state,wscolor)
{
	m_ws_bios_bank = NULL;
	m_system_type = TYPE_WSC;
	machine().add_notifier(MACHINE_NOTIFY_EXIT, machine_notify_delegate(FUNC(wswan_state::wswan_machine_stop),this));
	m_vdp.timer = machine().scheduler().timer_alloc(timer_expired_delegate(FUNC(wswan_state::wswan_scanline_interrupt),this), &m_vdp );
	m_vdp.timer->adjust( attotime::from_ticks( 256, 3072000 ), 0, attotime::from_ticks( 256, 3072000 ) );

	wswan_setup_bios();
	wswan_setup_banks();
	wswan_register_save();

	/* Set up RTC timer */
	if (m_rtc.present)
		machine().scheduler().timer_pulse(attotime::from_seconds(1), timer_expired_delegate(FUNC(wswan_state::wswan_rtc_callback),this));

	machine().device<nvram_device>("nvram")->set_base(m_internal_eeprom, INTERNAL_EEPROM_SIZE);
}

void wswan_state::machine_reset()
{
	address_space &space = m_maincpu->space(AS_PROGRAM);

	/* Intialize ports */
	memcpy(m_ws_portram, ws_portram_init, 256);

	/* Initialize VDP */
	memset(&m_vdp, 0, sizeof(m_vdp));

	m_vdp.vram = (UINT8*)space.get_read_ptr(0);
	m_vdp.palette_vram = (UINT8*)space.get_read_ptr(( m_system_type == TYPE_WSC ) ? 0xFE00 : 0 );
	m_vdp.current_line = 145;  /* Randomly chosen, beginning of VBlank period to give cart some time to boot up */
	m_vdp.color_mode = 0;
	m_vdp.colors_16 = 0;
	m_vdp.tile_packed = 0;

	render_target *target = machine().render().first_target();
	target->set_view(m_rotate);

	/* Initialize sound DMA */
	memset(&m_sound_dma, 0, sizeof(m_sound_dma));

	/* Switch in the banks */
	for (int bank = 0; bank < 14; bank++)
	{
		for (int i = 0; i < m_ROMBanks; i++)
			m_rom_bank[bank]->configure_entries(i, 1, m_ROMMap[i], 0x10000);
	}
	m_rom_bank[13]->configure_entries(m_ROMBanks, 1, m_ws_bios_bank, 0x10000);

	m_bank_base[0] = (m_ROMBanks - 1) & (m_ROMBanks - 1);
	m_bank_base[1] = (m_ROMBanks - 1) & (m_ROMBanks - 1);
	m_bank_base[2] = (m_ROMBanks - 12) & (m_ROMBanks - 1);
	m_bank_base[3] = (m_ROMBanks - 11) & (m_ROMBanks - 1);
	m_bank_base[4] = (m_ROMBanks - 10) & (m_ROMBanks - 1);
	m_bank_base[5] = (m_ROMBanks - 9) & (m_ROMBanks - 1);
	m_bank_base[6] = (m_ROMBanks - 8) & (m_ROMBanks - 1);
	m_bank_base[7] = (m_ROMBanks - 7) & (m_ROMBanks - 1);
	m_bank_base[8] = (m_ROMBanks - 6) & (m_ROMBanks - 1);
	m_bank_base[9] = (m_ROMBanks - 5) & (m_ROMBanks - 1);
	m_bank_base[10] = (m_ROMBanks - 4) & (m_ROMBanks - 1);
	m_bank_base[11] = (m_ROMBanks - 3) & (m_ROMBanks - 1);
	m_bank_base[12] = (m_ROMBanks - 2) & (m_ROMBanks - 1);
	m_bank_base[13] = m_ROMBanks; // the last bank is mapped to bios at start!

	m_bios_disabled = 0;

	for (int i = 0; i < 14; i++)
		m_rom_bank[i]->set_entry(m_bank_base[i]);
}

READ8_MEMBER( wswan_state::wswan_sram_r )
{
	if ( m_eeprom.data == NULL )
	{
		return 0xFF;
	}
	return m_eeprom.page[ offset & ( m_eeprom.size - 1 ) ];
}

WRITE8_MEMBER( wswan_state::wswan_sram_w )
{
	if ( m_eeprom.data == NULL )
	{
		return;
	}
	m_eeprom.page[ offset & ( m_eeprom.size - 1 ) ] = data;
}

READ8_MEMBER( wswan_state::wswan_port_r )
{
	UINT8 value = m_ws_portram[offset];

	if ( offset != 2 )
		logerror( "PC=%X: port read %02X\n", m_maincpu->pc(), offset );
	switch( offset )
	{
		case 0x02:      /* Current line */
			value = m_vdp.current_line;
			break;
		case 0x4A:      /* Sound DMA source address (low) */
			value = m_sound_dma.source & 0xFF;
			break;
		case 0x4B:      /* Sound DMA source address (high) */
			value = ( m_sound_dma.source >> 8 ) & 0xFF;
			break;
		case 0x4C:      /* Sound DMA source memory segment */
			value = ( m_sound_dma.source >> 16 ) & 0xFF;
			break;
		case 0x4E:      /* Sound DMA transfer size (low) */
			value = m_sound_dma.size & 0xFF;
			break;
		case 0x4F:      /* Sound DMA transfer size (high) */
			value = ( m_sound_dma.size >> 8 ) & 0xFF;
			break;
		case 0x52:      /* Sound DMA start/stop */
			value = m_sound_dma.enable;
			break;
		case 0xA0:      /* Hardware type */
					/* Bit 0 - Disable/enable Bios */
					/* Bit 1 - Determine mono/color */
					/* Bit 2 - Determine color/crystal */
			value = value & ~ 0x02;
			if ( m_system_type == TYPE_WSC )
			{
				value |= 2;
			}
			break;
		case 0xA8:
			value = m_vdp.timer_hblank_count & 0xFF;
			break;
		case 0xA9:
			value = m_vdp.timer_hblank_count >> 8;
			break;
		case 0xAA:
			value = m_vdp.timer_vblank_count & 0xFF;
			break;
		case 0xAB:
			value = m_vdp.timer_vblank_count >> 8;
			break;
		case 0xCB:      /* RTC data */
			if ( m_ws_portram[0xca] == 0x95 && ( m_rtc.index < 7 ) )
			{
				switch( m_rtc.index )
				{
				case 0: value = m_rtc.year; break;
				case 1: value = m_rtc.month; break;
				case 2: value = m_rtc.day; break;
				case 3: value = m_rtc.day_of_week; break;
				case 4: value = m_rtc.hour; break;
				case 5: value = m_rtc.minute; break;
				case 6: value = m_rtc.second; break;
				}
				m_rtc.index++;
			}
	}

	return value;
}

WRITE8_MEMBER( wswan_state::wswan_port_w )
{
	address_space &mem = m_maincpu->space(AS_PROGRAM);
	UINT8 input;
	logerror( "PC=%X: port write %02X <- %02X\n", m_maincpu->pc(), offset, data );
	switch( offset )
	{
		case 0x00:  /* Display control
                   Bit 0   - Background layer enable
                   Bit 1   - Foreground layer enable
                   Bit 2   - Sprites enable
                   Bit 3   - Sprite window enable
                   Bit 4-5 - Foreground window configuration
                             00 - Foreground layer is displayed inside and outside foreground window area
                             01 - Unknown
                             10 - Foreground layer is displayed only inside foreground window area
                             11 - Foreground layer is displayed outside foreground window area
                   Bit 6-7 - Unknown
                */
			m_vdp.layer_bg_enable = data & 0x1;
			m_vdp.layer_fg_enable = (data & 0x2) >> 1;
			m_vdp.sprites_enable = (data & 0x4) >> 2;
			m_vdp.window_sprites_enable = (data & 0x8) >> 3;
			m_vdp.window_fg_mode = (data & 0x30) >> 4;
			break;
		case 0x01:  /* Background colour
                   In 16 colour mode:
                   Bit 0-3 - Palette index
                   Bit 4-7 - Palette number
                   Otherwise:
                   Bit 0-2 - Main palette index
                   Bit 3-7 - Unknown
                */
			break;
		case 0x02:  /* Current scanline
                   Bit 0-7 - Current scanline (Most likely read-only)
                */
			logerror( "Write to current scanline! Current value: %d  Data to write: %d\n", m_vdp.current_line, data );
			/* Returning so we don't overwrite the value here, not that it
			 * really matters */
			return;
		case 0x03:  /* Line compare
                   Bit 0-7 - Line compare
                */
			m_vdp.line_compare = data;
			logerror( "Write to line compare: %d\n", data );
			break;
		case 0x04:  /* Sprite table base address
                   Bit 0-5 - Determine sprite table base address 0 0xxxxxx0 00000000
                   Bit 6-7 - Unknown
                */
			m_vdp.sprite_table_address = ( data & 0x3F ) << 9;
			break;
		case 0x05:  /* Number of sprite to start drawing with
                   Bit 0-7 - First sprite number
                */
			//m_vdp.sprite_first = data;
			if (data) logerror("non-zero first sprite %d\n", m_vdp.sprite_first);
			break;
		case 0x06:  /* Number of sprites to draw
                   Bit 0-7 - Number of sprites to draw
                */
			//m_vdp.sprite_count = data;
			break;
		case 0x07:  /* Background/Foreground table base addresses
                   Bit 0-2 - Determine background table base address 00xxx000 00000000
                   Bit 3   - Unknown
                   Bit 4-6 - Determine foreground table base address 00xxx000 00000000
                   Bit 7   - Unknown
                */
			m_vdp.layer_bg_address = (data & 0x7) << 11;
			m_vdp.layer_fg_address = (data & 0x70) << 7;
			break;
		case 0x08:  /* Left coordinate of foreground window
                   Bit 0-7 - Left coordinate of foreground window area
                */
			m_vdp.window_fg_left = data;
			break;
		case 0x09:  /* Top coordinate of foreground window
                   Bit 0-7 - Top coordinatte of foreground window area
                */
			m_vdp.window_fg_top = data;
			break;
		case 0x0A:  /* Right coordinate of foreground window
                   Bit 0-7 - Right coordinate of foreground window area
                */
			m_vdp.window_fg_right = data;
			break;
		case 0x0B:  /* Bottom coordinate of foreground window
                   Bit 0-7 - Bottom coordinate of foreground window area
                */
			m_vdp.window_fg_bottom = data;
			break;
		case 0x0C:  /* Left coordinate of sprite window
                   Bit 0-7 - Left coordinate of sprite window area
                */
			m_vdp.window_sprites_left = data;
			break;
		case 0x0D:  /* Top coordinate of sprite window
                   Bit 0-7 - Top coordinate of sprite window area
                */
			m_vdp.window_sprites_top = data;
			break;
		case 0x0E:  /* Right coordinate of sprite window
                   Bit 0-7 - Right coordinate of sprite window area
                */
			m_vdp.window_sprites_right = data;
			break;
		case 0x0F:  /* Bottom coordinate of sprite window
                   Bit 0-7 - Bottom coordiante of sprite window area
                */
			m_vdp.window_sprites_bottom = data;
			break;
		case 0x10:  /* Background layer X scroll
                   Bit 0-7 - Background layer X scroll
                */
			m_vdp.layer_bg_scroll_x = data;
			break;
		case 0x11:  /* Background layer Y scroll
                   Bit 0-7 - Background layer Y scroll
                */
			m_vdp.layer_bg_scroll_y = data;
			break;
		case 0x12:  /* Foreground layer X scroll
                   Bit 0-7 - Foreground layer X scroll
                */
			m_vdp.layer_fg_scroll_x = data;
			break;
		case 0x13:  /* Foreground layer Y scroll
                   Bit 0-7 - Foreground layer Y scroll
                */
			m_vdp.layer_fg_scroll_y = data;
			break;
		case 0x14:  /* LCD control
                   Bit 0   - LCD enable
                   Bit 1-7 - Unknown
                */
			m_vdp.lcd_enable = data & 0x1;
			break;
		case 0x15:  /* LCD icons
                   Bit 0   - LCD sleep icon enable
                   Bit 1   - Vertical position icon enable
                   Bit 2   - Horizontal position icon enable
                   Bit 3   - Dot 1 icon enable
                   Bit 4   - Dot 2 icon enable
                   Bit 5   - Dot 3 icon enable
                   Bit 6-7 - Unknown
                */
			m_vdp.icons = data; /* ummmmm */
			break;
		case 0x1c:  /* Palette colors 0 and 1
                   Bit 0-3 - Gray tone setting for main palette index 0
                   Bit 4-7 - Gray tone setting for main palette index 1
                */
			if ( m_system_type == TYPE_WSC )
			{
				int i = 15 - ( data & 0x0F );
				int j = 15 - ( ( data & 0xF0 ) >> 4 );
				m_vdp.main_palette[0] = ( i << 8 ) | ( i << 4 ) | i;
				m_vdp.main_palette[1] = ( j << 8 ) | ( j << 4 ) | j;
			}
			else
			{
				m_vdp.main_palette[0] = data & 0x0F;
				m_vdp.main_palette[1] = ( data & 0xF0 ) >> 4;
			}
			break;
		case 0x1d:  /* Palette colors 2 and 3
                   Bit 0-3 - Gray tone setting for main palette index 2
                   Bit 4-7 - Gray tone setting for main palette index 3
                */
			if ( m_system_type == TYPE_WSC )
			{
				int i = 15 - ( data & 0x0F );
				int j = 15 - ( ( data & 0xF0 ) >> 4 );
				m_vdp.main_palette[2] = ( i << 8 ) | ( i << 4 ) | i;
				m_vdp.main_palette[3] = ( j << 8 ) | ( j << 4 ) | j;
			}
			else
			{
				m_vdp.main_palette[2] = data & 0x0F;
				m_vdp.main_palette[3] = ( data & 0xF0 ) >> 4;
			}
			break;
		case 0x1e:  /* Palette colors 4 and 5
                   Bit 0-3 - Gray tone setting for main palette index 4
                   Bit 4-7 - Gray tone setting for main paeltte index 5
                */
			if ( m_system_type == TYPE_WSC )
			{
				int i = 15 - ( data & 0x0F );
				int j = 15 - ( ( data & 0xF0 ) >> 4 );
				m_vdp.main_palette[4] = ( i << 8 ) | ( i << 4 ) | i;
				m_vdp.main_palette[5] = ( j << 8 ) | ( j << 4 ) | j;
			}
			else
			{
				m_vdp.main_palette[4] = data & 0x0F;
				m_vdp.main_palette[5] = ( data & 0xF0 ) >> 4;
			}
			break;
		case 0x1f:  /* Palette colors 6 and 7
                   Bit 0-3 - Gray tone setting for main palette index 6
                   Bit 4-7 - Gray tone setting for main palette index 7
                */
			if ( m_system_type == TYPE_WSC )
			{
				int i = 15 - ( data & 0x0F );
				int j = 15 - ( ( data & 0xF0 ) >> 4 );
				m_vdp.main_palette[6] = ( i << 8 ) | ( i << 4 ) | i;
				m_vdp.main_palette[7] = ( j << 8 ) | ( j << 4 ) | j;
			}
			else
			{
				m_vdp.main_palette[6] = data & 0x0F;
				m_vdp.main_palette[7] = ( data & 0xF0 ) >> 4;
			}
			break;
		case 0x20:  /* tile/sprite palette settings
                   Bit 0-3 - Palette 0 index 0
                   Bit 4-7 - Palette 0 index 1 */
		case 0x21:  /* Bit 0-3 - Palette 0 index 2
                   Bit 4-7 - Palette 0 index 3 */
		case 0x22:  /* Bit 0-3 - Palette 1 index 0
                   Bit 4-7 - Palette 1 index 1 */
		case 0x23:  /* Bit 0-3 - Palette 1 index 2
                   Bit 4-7 - Palette 1 index 3 */
		case 0x24:  /* Bit 0-3 - Palette 2 index 0
                   Bit 4-7 - Palette 2 index 1 */
		case 0x25:  /* Bit 0-3 - Palette 2 index 2
                   Bit 4-7 - Palette 2 index 3 */
		case 0x26:  /* Bit 0-3 - Palette 3 index 0
                   Bit 4-7 - Palette 3 index 1 */
		case 0x27:  /* Bit 0-3 - Palette 3 index 2
                   Bit 4-7 - Palette 3 index 3 */
		case 0x28:  /* Bit 0-3 - Palette 4 index 0
                   Bit 4-7 - Palette 4 index 1 */
		case 0x29:  /* Bit 0-3 - Palette 4 index 2
                   Bit 4-7 - Palette 4 index 3 */
		case 0x2A:  /* Bit 0-3 - Palette 5 index 0
                   Bit 4-7 - Palette 5 index 1 */
		case 0x2B:  /* Bit 0-3 - Palette 5 index 2
                   Bit 4-7 - Palette 5 index 3 */
		case 0x2C:  /* Bit 0-3 - Palette 6 index 0
                   Bit 4-7 - Palette 6 index 1 */
		case 0x2D:  /* Bit 0-3 - Palette 6 index 2
                   Bit 4-7 - Palette 6 index 3 */
		case 0x2E:  /* Bit 0-3 - Palette 7 index 0
                   Bit 4-7 - Palette 7 index 1 */
		case 0x2F:  /* Bit 0-3 - Palette 7 index 2
                   Bit 4-7 - Palette 7 index 3 */
		case 0x30:  /* Bit 0-3 - Palette 8 / Sprite Palette 0 index 0
                   Bit 4-7 - Palette 8 / Sprite Palette 0 index 1 */
		case 0x31:  /* Bit 0-3 - Palette 8 / Sprite Palette 0 index 2
                   Bit 4-7 - Palette 8 / Sprite Palette 0 index 3 */
		case 0x32:  /* Bit 0-3 - Palette 9 / Sprite Palette 1 index 0
                   Bit 4-7 - Palette 9 / Sprite Palette 1 index 1 */
		case 0x33:  /* Bit 0-3 - Palette 9 / Sprite Palette 1 index 2
                   Bit 4-7 - Palette 9 / Sprite Palette 1 index 3 */
		case 0x34:  /* Bit 0-3 - Palette 10 / Sprite Palette 2 index 0
                   Bit 4-7 - Palette 10 / Sprite Palette 2 index 1 */
		case 0x35:  /* Bit 0-3 - Palette 10 / Sprite Palette 2 index 2
                   Bit 4-7 - Palette 10 / Sprite Palette 2 index 3 */
		case 0x36:  /* Bit 0-3 - Palette 11 / Sprite Palette 3 index 0
                   Bit 4-7 - Palette 11 / Sprite Palette 3 index 1 */
		case 0x37:  /* Bit 0-3 - Palette 11 / Sprite Palette 3 index 2
                   Bit 4-7 - Palette 11 / Sprite Palette 3 index 3 */
		case 0x38:  /* Bit 0-3 - Palette 12 / Sprite Palette 4 index 0
                   Bit 4-7 - Palette 12 / Sprite Palette 4 index 1 */
		case 0x39:  /* Bit 0-3 - Palette 12 / Sprite Palette 4 index 2
                   Bit 4-7 - Palette 12 / Sprite Palette 4 index 3 */
		case 0x3A:  /* Bit 0-3 - Palette 13 / Sprite Palette 5 index 0
                   Bit 4-7 - Palette 13 / Sprite Palette 5 index 1 */
		case 0x3B:  /* Bit 0-3 - Palette 13 / Sprite Palette 5 index 2
                   Bit 4-7 - Palette 13 / Sprite Palette 5 index 3 */
		case 0x3C:  /* Bit 0-3 - Palette 14 / Sprite Palette 6 index 0
                   Bit 4-7 - Palette 14 / Sprite Palette 6 index 1 */
		case 0x3D:  /* Bit 0-3 - Palette 14 / Sprite Palette 6 index 2
                   Bit 4-7 - Palette 14 / Sprite Palette 6 index 3 */
		case 0x3E:  /* Bit 0-3 - Palette 15 / Sprite Palette 7 index 0
                   Bit 4-7 - Palette 15 / Sprite Palette 7 index 1 */
		case 0x3F:  /* Bit 0-3 - Palette 15 / Sprite Palette 7 index 2
                   Bit 4-7 - Palette 15 / Sprite Palette 7 index 3 */
			break;
		case 0x40:  /* DMA source address (low)
                   Bit 0-7 - DMA source address bit 0-7
                */
		case 0x41:  /* DMA source address (high)
                   Bit 0-7 - DMA source address bit 8-15
                */
		case 0x42:  /* DMA source bank
                   Bit 0-7 - DMA source bank number
                */
		case 0x43:  /* DMA destination bank
                   Bit 0-7 - DMA destination bank number
                */
		case 0x44:  /* DMA destination address (low)
                   Bit 0-7 - DMA destination address bit 0-7
                */
		case 0x45:  /* DMA destination address (high)
                   Bit 0-7 - DMA destination address bit 8-15
                */
		case 0x46:  /* Size of copied data (low)
                   Bit 0-7 - DMA size bit 0-7
                */
		case 0x47:  /* Size of copied data (high)
                   Bit 0-7 - DMA size bit 8-15
                */
			break;
		case 0x48:  /* DMA control
                   Bit 0-6 - Unknown
                   Bit 7   - DMA stop/start
                */
			if( data & 0x80 )
			{
				UINT32 src, dst;
				UINT16 length;

				src = m_ws_portram[0x40] + (m_ws_portram[0x41] << 8) + (m_ws_portram[0x42] << 16);
				dst = m_ws_portram[0x44] + (m_ws_portram[0x45] << 8) + (m_ws_portram[0x43] << 16);
				length = m_ws_portram[0x46] + (m_ws_portram[0x47] << 8);
				for( ; length > 0; length-- )
				{
					mem.write_byte(dst, mem.read_byte(src ) );
					src++;
					dst++;
				}
#ifdef MAME_DEBUG
					logerror( "DMA  src:%X dst:%X length:%d\n", src, dst, length );
#endif
				m_ws_portram[0x40] = src & 0xFF;
				m_ws_portram[0x41] = ( src >> 8 ) & 0xFF;
				m_ws_portram[0x44] = dst & 0xFF;
				m_ws_portram[0x45] = ( dst >> 8 ) & 0xFF;
				m_ws_portram[0x46] = length & 0xFF;
				m_ws_portram[0x47] = ( length >> 8 ) & 0xFF;
				data &= 0x7F;
			}
			break;
		case 0x4A:  /* Sound DMA source address (low)
                   Bit 0-7 - Sound DMA source address bit 0-7
                */
			m_sound_dma.source = ( m_sound_dma.source & 0x0FFF00 ) | data;
			break;
		case 0x4B:  /* Sound DMA source address (high)
                   Bit 0-7 - Sound DMA source address bit 8-15
                */
			m_sound_dma.source = ( m_sound_dma.source & 0x0F00FF ) | ( data << 8 );
			break;
		case 0x4C:  /* Sound DMA source memory segment
                   Bit 0-3 - Sound DMA source address segment
                   Bit 4-7 - Unknown
                */
			m_sound_dma.source = ( m_sound_dma.source & 0xFFFF ) | ( ( data & 0x0F ) << 16 );
			break;
		case 0x4D:  /* Unknown */
			break;
		case 0x4E:  /* Sound DMA transfer size (low)
                   Bit 0-7 - Sound DMA transfer size bit 0-7
                */
			m_sound_dma.size = ( m_sound_dma.size & 0xFF00 ) | data;
			break;
		case 0x4F:  /* Sound DMA transfer size (high)
                   Bit 0-7 - Sound DMA transfer size bit 8-15
                */
			m_sound_dma.size = ( m_sound_dma.size & 0xFF ) | ( data << 8 );
			break;
		case 0x50:  /* Unknown */
		case 0x51:  /* Unknown */
			break;
		case 0x52:  /* Sound DMA start/stop
                   Bit 0-6 - Unknown
                   Bit 7   - Sound DMA stop/start
                */
			m_sound_dma.enable = data;
			break;
		case 0x60:  /* Video mode
                   Bit 0-4 - Unknown
                   Bit 5   - Packed mode 0 = not packed mode, 1 = packed mode
                   Bit 6   - 4/16 colour mode select: 0 = 4 colour mode, 1 = 16 colour mode
                   Bit 7   - monochrome/colour mode select: 0 = monochrome mode, 1 = colour mode
                */
			/*
			 * 111  - packed, 16 color, use 4000/8000, color
			 * 110  - not packed, 16 color, use 4000/8000, color
			 * 101  - packed, 4 color, use 2000, color
			 * 100  - not packed, 4 color, use 2000, color
			 * 011  - packed, 16 color, use 4000/8000, monochrome
			 * 010  - not packed, 16 color , use 4000/8000, monochrome
			 * 001  - packed, 4 color, use 2000, monochrome
			 * 000  - not packed, 4 color, use 2000, monochrome - Regular WS monochrome
			 */
			if ( m_system_type == TYPE_WSC )
			{
				m_vdp.color_mode = data & 0x80;
				m_vdp.colors_16 = data & 0x40;
				m_vdp.tile_packed = data & 0x20;
			}
			break;
		case 0x80:  /* Audio 1 freq (lo)
                   Bit 0-7 - Audio channel 1 frequency bit 0-7
                */
		case 0x81:  /* Audio 1 freq (hi)
                   Bit 0-7 - Audio channel 1 frequency bit 8-15
                */
		case 0x82:  /* Audio 2 freq (lo)
                   Bit 0-7 - Audio channel 2 frequency bit 0-7
                */
		case 0x83:  /* Audio 2 freq (hi)
                   Bit 0-7 - Audio channel 2 frequency bit 8-15
                */
		case 0x84:  /* Audio 3 freq (lo)
                   Bit 0-7 - Audio channel 3 frequency bit 0-7
                */
		case 0x85:  /* Audio 3 freq (hi)
                   Bit 0-7 - Audio channel 3 frequency bit 8-15
                */
		case 0x86:  /* Audio 4 freq (lo)
                   Bit 0-7 - Audio channel 4 frequency bit 0-7
                */
		case 0x87:  /* Audio 4 freq (hi)
                   Bit 0-7 - Audio channel 4 frequency bit 8-15
                */
		case 0x88:  /* Audio 1 volume
                   Bit 0-3 - Right volume audio channel 1
                   Bit 4-7 - Left volume audio channel 1
                */
		case 0x89:  /* Audio 2 volume
                   Bit 0-3 - Right volume audio channel 2
                   Bit 4-7 - Left volume audio channel 2
                */
		case 0x8A:  /* Audio 3 volume
                   Bit 0-3 - Right volume audio channel 3
                   Bit 4-7 - Left volume audio channel 3
                */
		case 0x8B:  /* Audio 4 volume
                   Bit 0-3 - Right volume audio channel 4
                   Bit 4-7 - Left volume audio channel 4
                */
		case 0x8C:  /* Sweep step
                   Bit 0-7 - Sweep step
                */
		case 0x8D:  /* Sweep time
                   Bit 0-7 - Sweep time
                */
		case 0x8E:  /* Noise control
                   Bit 0-2 - Noise generator type
                   Bit 3   - Reset
                   Bit 4   - Enable
                   Bit 5-7 - Unknown
                */
		case 0x8F:  /* Sample location
                   Bit 0-7 - Sample address location 0 00xxxxxx xx000000
                */
		case 0x90:  /* Audio control
                   Bit 0   - Audio 1 enable
                   Bit 1   - Audio 2 enable
                   Bit 2   - Audio 3 enable
                   Bit 3   - Audio 4 enable
                   Bit 4   - Unknown
                   Bit 5   - Audio 2 voice mode enable
                   Bit 6   - Audio 3 sweep mode enable
                   Bit 7   - Audio 4 noise mode enable
                */
		case 0x91:  /* Audio output
                   Bit 0   - Mono select
                   Bit 1-2 - Output volume
                   Bit 3   - External stereo
                   Bit 4-6 - Unknown
                   Bit 7   - External speaker (Read-only, set by hardware)
                */
		case 0x92:  /* Noise counter shift register (lo)
                   Bit 0-7 - Noise counter shift register bit 0-7
                */
		case 0x93:  /* Noise counter shift register (hi)
                   Bit 0-6 - Noise counter shift register bit 8-14
                   bit 7   - Unknown
                */
		case 0x94:  /* Master volume
                   Bit 0-3 - Master volume
                   Bit 4-7 - Unknown
                */
			m_sound->port_w( space, offset, data );
			break;
		case 0xa0:  /* Hardware type - this is probably read only
                   Bit 0   - Enable cartridge slot and/or disable bios
                   Bit 1   - Hardware type: 0 = WS, 1 = WSC
                   Bit 2-7 - Unknown
                */
			if ((data & 0x01) && !m_bios_disabled)
			{
				m_bios_disabled = 1;
				m_bank_base[13] = (((m_ws_portram[0xc0] & 0x0f) << 4) | 15) & (m_ROMBanks - 1);
				m_rom_bank[13]->set_entry(m_bank_base[13]);
			}
			break;
		case 0xa2:  /* Timer control
                   Bit 0   - HBlank Timer enable
                   Bit 1   - HBlank Timer mode: 0 = one shot, 1 = auto reset
                   Bit 2   - VBlank Timer(1/75s) enable
                   Bit 3   - VBlank Timer mode: 0 = one shot, 1 = auto reset
                   Bit 4-7 - Unknown
                */
			m_vdp.timer_hblank_enable = data & 0x1;
			m_vdp.timer_hblank_mode = (data & 0x2) >> 1;
			m_vdp.timer_vblank_enable = (data & 0x4) >> 2;
			m_vdp.timer_vblank_mode = (data & 0x8) >> 3;
			break;
		case 0xa4:  /* HBlank timer frequency (low) - reload value
                   Bit 0-7 - HBlank timer reload value bit 0-7
                */
			m_vdp.timer_hblank_reload &= 0xff00;
			m_vdp.timer_hblank_reload += data;
			m_vdp.timer_hblank_count = m_vdp.timer_hblank_reload;
			break;
		case 0xa5:  /* HBlank timer frequency (high) - reload value
                   Bit 8-15 - HBlank timer reload value bit 8-15
                */
			m_vdp.timer_hblank_reload &= 0xff;
			m_vdp.timer_hblank_reload += data << 8;
			m_vdp.timer_hblank_count = m_vdp.timer_hblank_reload;
			break;
		case 0xa6:  /* VBlank timer frequency (low) - reload value
                   Bit 0-7 - VBlank timer reload value bit 0-7
                */
			m_vdp.timer_vblank_reload &= 0xff00;
			m_vdp.timer_vblank_reload += data;
			m_vdp.timer_vblank_count = m_vdp.timer_vblank_reload;
			break;
		case 0xa7:  /* VBlank timer frequency (high) - reload value
                   Bit 0-7 - VBlank timer reload value bit 8-15
                */
			m_vdp.timer_vblank_reload &= 0xff;
			m_vdp.timer_vblank_reload += data << 8;
			m_vdp.timer_vblank_count = m_vdp.timer_vblank_reload;
			break;
		case 0xa8:  /* HBlank counter (low)
                   Bit 0-7 - HBlank counter bit 0-7
                */
		case 0xa9:  /* HBlank counter (high)
                   Bit 0-7 - HBlank counter bit 8-15
                */
		case 0xaa:  /* VBlank counter (low)
                   Bit 0-7 - VBlank counter bit 0-7
                */
		case 0xab:  /* VBlank counter (high)
                   Bit 0-7 - VBlank counter bit 8-15
                */
			break;

		case 0xb0:  /* Interrupt base vector
                   Bit 0-7 - Interrupt base vector
                */
			break;
		case 0xb1:  /* Communication byte
                   Bit 0-7 - Communication byte
                */
			break;
		case 0xb2:  /* Interrupt enable
                   Bit 0   - Serial transmit interrupt enable
                   Bit 1   - Key press interrupt enable
                   Bit 2   - RTC alarm interrupt enable
                   Bit 3   - Serial receive interrupt enable
                   Bit 4   - Drawing line detection interrupt enable
                   Bit 5   - VBlank timer interrupt enable
                   Bit 6   - VBlank interrupt enable
                   Bit 7   - HBlank timer interrupt enable
                */
			break;
		case 0xb3:  /* serial communication control
                   Bit 0   - Receive complete
                   Bit 1   - Error
                   Bit 2   - Send complete
                   Bit 3-4 - Unknown
                   Bit 5   - Send data interrupt generation
                   Bit 6   - Connection speed: 0 = 9600 bps, 1 = 38400 bps
                   bit 7   - Receive data interrupt generation
                */
//          data |= 0x02;
			m_ws_portram[0xb1] = 0xFF;
			if ( data & 0x80 )
			{
//              m_ws_portram[0xb1] = 0x00;
				data |= 0x04;
			}
			if (data & 0x20 )
			{
//              data |= 0x01;
			}
			break;
		case 0xb5:  /* Read controls
                   Bit 0-3 - Current state of input lines (read-only)
                   Bit 4-6 - Select line of inputs to read
                             001 - Read Y cursors
                             010 - Read X cursors
                             100 - Read START,A,B buttons
                   Bit 7   - Unknown
                */
			data = data & 0xF0;
			switch( data )
			{
				case 0x10:  /* Read Y cursors: Y1 - Y2 - Y3 - Y4 */
					input = m_cursy->read();
					if (m_rotate) // reorient controls if the console is rotated
					{
						if (input & 0x01) data |= 0x02;
						if (input & 0x02) data |= 0x04;
						if (input & 0x04) data |= 0x08;
						if (input & 0x08) data |= 0x01;
					}
					else
						data = data | input;
				break;
				case 0x20:  /* Read X cursors: X1 - X2 - X3 - X4 */
					input = m_cursx->read();
					if (m_rotate) // reorient controls if the console is rotated
					{
						if (input & 0x01) data |= 0x02;
						if (input & 0x02) data |= 0x04;
						if (input & 0x04) data |= 0x08;
						if (input & 0x08) data |= 0x01;
					}
					else
						data = data | input;
				break;
				case 0x40:  /* Read buttons: START - A - B */
					data = data | m_buttons->read();
				break;
			}
			break;
		case 0xb6:  /* Interrupt acknowledge
                   Bit 0   - Serial transmit interrupt acknowledge
                   Bit 1   - Key press interrupt acknowledge
                   Bit 2   - RTC alarm interrupt acknowledge
                   Bit 3   - Serial receive interrupt acknowledge
                   Bit 4   - Drawing line detection interrupt acknowledge
                   Bit 5   - VBlank timer interrupt acknowledge
                   Bit 6   - VBlank interrupt acknowledge
                   Bit 7   - HBlank timer interrupt acknowledge
                */
			wswan_clear_irq_line(data);
			data = m_ws_portram[0xB6];
			break;
		case 0xba:  /* Internal EEPROM data (low)
                   Bit 0-7 - Internal EEPROM data transfer bit 0-7
                */
		case 0xbb:  /* Internal EEPROM data (high)
                   Bit 0-7 - Internal EEPROM data transfer bit 8-15
                */
			break;
		case 0xbc:  /* Internal EEPROM address (low)
                   Bit 0-7 - Internal EEPROM address bit 1-8
                */
		case 0xbd:  /* Internal EEPROM address (high)
                   Bit 0   - Internal EEPROM address bit 9(?)
                   Bit 1-7 - Unknown
                   Only 1KByte internal EEPROM??
                */
			break;
		case 0xbe:  /* Internal EEPROM command
                   Bit 0   - Read complete (read only)
                   Bit 1   - Write complete (read only)
                   Bit 2-3 - Unknown
                   Bit 4   - Read
                   Bit 5   - Write
                   Bit 6   - Protect
                   Bit 7   - Initialize
                */
			if ( data & 0x20 )
			{
				UINT16 addr = ( ( ( m_ws_portram[0xbd] << 8 ) | m_ws_portram[0xbc] ) << 1 ) & 0x1FF;
				m_internal_eeprom[ addr ] = m_ws_portram[0xba];
				m_internal_eeprom[ addr + 1 ] = m_ws_portram[0xbb];
				data |= 0x02;
			}
			else if ( data & 0x10 )
			{
				UINT16 addr = ( ( ( m_ws_portram[0xbd] << 8 ) | m_ws_portram[0xbc] ) << 1 ) & 0x1FF;
				m_ws_portram[0xba] = m_internal_eeprom[ addr ];
				m_ws_portram[0xbb] = m_internal_eeprom[ addr + 1];
				data |= 0x01;
			}
			else
			{
				logerror( "Unsupported internal EEPROM command: %X\n", data );
			}
			break;
		case 0xc0:
			// Bit 0-3 - ROM bank base register for rom3-rom14
			// Bit 4-7 - Unknown
			m_bank_base[2] =  (((data & 0x0f) << 4) |  4) & (m_ROMBanks - 1);
			m_bank_base[3] =  (((data & 0x0f) << 4) |  5) & (m_ROMBanks - 1);
			m_bank_base[4] =  (((data & 0x0f) << 4) |  6) & (m_ROMBanks - 1);
			m_bank_base[5] =  (((data & 0x0f) << 4) |  7) & (m_ROMBanks - 1);
			m_bank_base[6] =  (((data & 0x0f) << 4) |  8) & (m_ROMBanks - 1);
			m_bank_base[7] =  (((data & 0x0f) << 4) |  9) & (m_ROMBanks - 1);
			m_bank_base[8] =  (((data & 0x0f) << 4) | 10) & (m_ROMBanks - 1);
			m_bank_base[9] =  (((data & 0x0f) << 4) | 11) & (m_ROMBanks - 1);
			m_bank_base[10] = (((data & 0x0f) << 4) | 12) & (m_ROMBanks - 1);
			m_bank_base[11] = (((data & 0x0f) << 4) | 13) & (m_ROMBanks - 1);
			m_bank_base[12] = (((data & 0x0f) << 4) | 14) & (m_ROMBanks - 1);
			for (int i = 2; i < 13; i++)
				m_rom_bank[i]->set_entry(m_bank_base[i]);

			m_bank_base[13] = m_ROMBanks; // the last bank is mapped to bios at start!
			if (m_bios_disabled)
			{
				m_bank_base[13] = (((data & 0x0f) << 4) | 14) & (m_ROMBanks - 1);
				m_rom_bank[13]->set_entry(m_bank_base[13]);
			}
			break;
		case 0xc1:  /* SRAM bank select
                   Bit 0-7 - SRAM bank to select
                */
			if ( m_eeprom.mode == SRAM_64K || m_eeprom.mode == SRAM_256K || m_eeprom.mode == SRAM_512K || m_eeprom.mode == SRAM_1M || m_eeprom.mode == SRAM_2M )
			{
				m_eeprom.page = &m_eeprom.data[ ( data * 64 * 1024 ) & ( m_eeprom.size - 1 ) ];
			}
			break;
		case 0xc2:
			// Bit 0-7 - ROM bank for segment 2 (0x20000 - 0x2ffff)
			m_bank_base[0] =  data & (m_ROMBanks - 1);
			m_rom_bank[0]->set_entry(m_bank_base[0]);
			break;
		case 0xc3:
			// Bit 0-7 - ROM bank for segment 3 (0x30000 - 0x3ffff)
			m_bank_base[1] =  data & (m_ROMBanks - 1);
			m_rom_bank[1]->set_entry(m_bank_base[1]);
			break;
		case 0xc6:  /* EEPROM address lower bits port/EEPROM address and command port
                   1KBit EEPROM:
                   Bit 0-5 - EEPROM address bit 1-6
                   Bit 6-7 - Command
                             00 - Extended command address bit 4-5:
                                  00 - Write disable
                                  01 - Write all
                                  10 - Erase all
                                  11 - Write enable
                             01 - Write
                             10 - Read
                             11 - Erase
                   16KBit EEPROM:
                   Bit 0-7 - EEPROM address bit 1-8
                */
			switch( m_eeprom.mode )
			{
			case EEPROM_1K:
				m_eeprom.address = data & 0x3F;
				m_eeprom.command = data >> 4;
				if ( ( m_eeprom.command & 0x0C ) != 0x00 )
				{
					m_eeprom.command = m_eeprom.command & 0x0C;
				}
				break;
			case EEPROM_16K:
				m_eeprom.address = ( m_eeprom.address & 0xFF00 ) | data;
				break;
			default:
				logerror( "Write EEPROM address/register register C6 for unsupported EEPROM type\n" );
				break;
			}
			break;
		case 0xc7:  /* EEPROM higher bits/command bits port
                   1KBit EEPROM:
                   Bit 0   - Start
                   Bit 1-7 - Unknown
                   16KBit EEPROM:
                   Bit 0-1 - EEPROM address bit 9-10
                   Bit 2-3 - Command
                             00 - Extended command address bit 0-1:
                                  00 - Write disable
                                  01 - Write all
                                  10 - Erase all
                                  11 - Write enable
                             01 - Write
                             10 - Read
                         11 - Erase
                   Bit 4   - Start
                   Bit 5-7 - Unknown
                */
			switch( m_eeprom.mode )
			{
			case EEPROM_1K:
				m_eeprom.start = data & 0x01;
				break;
			case EEPROM_16K:
				m_eeprom.address = ( ( data & 0x03 ) << 8 ) | ( m_eeprom.address & 0xFF );
				m_eeprom.command = data & 0x0F;
				if ( ( m_eeprom.command & 0x0C ) != 0x00 )
				{
					m_eeprom.command = m_eeprom.command & 0x0C;
				}
				m_eeprom.start = ( data >> 4 ) & 0x01;
				break;
			default:
				logerror( "Write EEPROM address/command register C7 for unsupported EEPROM type\n" );
				break;
			}
			break;
		case 0xc8:  /* EEPROM command
                   Bit 0   - Read complete (read only)
                   Bit 1   - Write complete (read only)
                   Bit 2-3 - Unknown
                   Bit 4   - Read
                   Bit 5   - Write
                   Bit 6   - Protect
                   Bit 7   - Initialize
                */
			if ( m_eeprom.mode == EEPROM_1K || m_eeprom.mode == EEPROM_16K )
			{
				if ( data & 0x80 )
				{   /* Initialize */
					logerror( "Unsupported EEPROM command 'Initialize'\n" );
				}
				if ( data & 0x40 )
				{   /* Protect */
					switch( m_eeprom.command )
					{
					case 0x00:
						m_eeprom.write_enabled = 0;
						data |= 0x02;
						break;
					case 0x03:
						m_eeprom.write_enabled = 1;
						data |= 0x02;
						break;
					default:
						logerror( "Unsupported 'Protect' command %X\n", m_eeprom.command );
					}
				}
				if ( data & 0x20 )
				{   /* Write */
					if ( m_eeprom.write_enabled )
					{
						switch( m_eeprom.command )
						{
						case 0x04:
							m_eeprom.data[ ( m_eeprom.address << 1 ) + 1 ] = m_ws_portram[0xc4];
							m_eeprom.data[ m_eeprom.address << 1 ] = m_ws_portram[0xc5];
							data |= 0x02;
							break;
						default:
							logerror( "Unsupported 'Write' command %X\n", m_eeprom.command );
						}
					}
				}
				if ( data & 0x10 )
				{   /* Read */
					m_ws_portram[0xc4] = m_eeprom.data[ ( m_eeprom.address << 1 ) + 1 ];
					m_ws_portram[0xc5] = m_eeprom.data[ m_eeprom.address << 1 ];
					data |= 0x01;
				}
			}
			else
			{
				logerror( "EEPROM command for unknown EEPROM type\n" );
			}
			break;
		case 0xca:  /* RTC Command
                   Bit 0-4 - RTC command
                             10000 - Reset
                             10010 - Write timer settings (alarm)
                             10011 - Read timer settings (alarm)
                             10100 - Set time/date
                             10101 - Get time/date
                   Bit 5-6 - Unknown
                   Bit 7   - Command done (read only)
                */
			switch( data )
			{
			case 0x10:  /* Reset */
				m_rtc.index = 8;
				m_rtc.year = 0;
				m_rtc.month = 1;
				m_rtc.day = 1;
				m_rtc.day_of_week = 0;
				m_rtc.hour = 0;
				m_rtc.minute = 0;
				m_rtc.second = 0;
				m_rtc.setting = 0xFF;
				data |= 0x80;
				break;
			case 0x12:  /* Write Timer Settings (Alarm) */
				m_rtc.index = 8;
				m_rtc.setting = m_ws_portram[0xcb];
				data |= 0x80;
				break;
			case 0x13:  /* Read Timer Settings (Alarm) */
				m_rtc.index = 8;
				m_ws_portram[0xcb] = m_rtc.setting;
				data |= 0x80;
				break;
			case 0x14:  /* Set Time/Date */
				m_rtc.year = m_ws_portram[0xcb];
				m_rtc.index = 1;
				data |= 0x80;
				break;
			case 0x15:  /* Get Time/Date */
				m_rtc.index = 0;
				data |= 0x80;
				m_ws_portram[0xcb] = m_rtc.year;
				break;
			default:
				logerror( "%X: Unknown RTC command (%X) requested\n", mem.device().safe_pc(), data );
			}
			break;
		case 0xcb:  /* RTC Data */
			if ( m_ws_portram[0xca] == 0x94 && m_rtc.index < 7 )
			{
				switch( m_rtc.index )
				{
				case 0: m_rtc.year = data; break;
				case 1: m_rtc.month = data; break;
				case 2: m_rtc.day = data; break;
				case 3: m_rtc.day_of_week = data; break;
				case 4: m_rtc.hour = data; break;
				case 5: m_rtc.minute = data; break;
				case 6: m_rtc.second = data; break;
				}
				m_rtc.index++;
			}
			break;
		default:
			logerror( "Write to unsupported port: %X - %X\n", offset, data );
			break;
	}

	/* Update the port value */
	m_ws_portram[offset] = data;
}

const char* wswan_state::wswan_determine_sram(UINT8 data )
{
	m_eeprom.write_enabled = 0;
	m_eeprom.mode = SRAM_UNKNOWN;
	switch( data )
	{
	case 0x00: m_eeprom.mode = SRAM_NONE; break;
	case 0x01: m_eeprom.mode = SRAM_64K; break;
	case 0x02: m_eeprom.mode = SRAM_256K; break;
	case 0x03: m_eeprom.mode = SRAM_1M; break;
	case 0x04: m_eeprom.mode = SRAM_2M; break;
	case 0x05: m_eeprom.mode = SRAM_512K; break;
	case 0x10: m_eeprom.mode = EEPROM_1K; break;
	case 0x20: m_eeprom.mode = EEPROM_16K; break;
	case 0x50: m_eeprom.mode = EEPROM_8K; break;
	}
	m_eeprom.size = wswan_sram_size[ m_eeprom.mode ];
	return wswan_sram_str[ m_eeprom.mode ];
}

enum enum_romsize { ROM_4M=0, ROM_8M, ROM_16M, ROM_32M, ROM_64M, ROM_128M, ROM_UNKNOWN };
static const char *const wswan_romsize_str[] = {
	"4Mbit", "8Mbit", "16Mbit", "32Mbit", "64Mbit", "128Mbit", "Unknown"
};

const char* wswan_state::wswan_determine_romsize( UINT8 data )
{
	switch( data )
	{
	case 0x02:  return wswan_romsize_str[ ROM_4M ];
	case 0x03:  return wswan_romsize_str[ ROM_8M ];
	case 0x04:  return wswan_romsize_str[ ROM_16M ];
	case 0x06:  return wswan_romsize_str[ ROM_32M ];
	case 0x08:  return wswan_romsize_str[ ROM_64M ];
	case 0x09:  return wswan_romsize_str[ ROM_128M ];
	}
	return wswan_romsize_str[ ROM_UNKNOWN ];
}


DRIVER_INIT_MEMBER(wswan_state, wswan)
{
	/* Initialize EEPROM structure */
	memset( &m_eeprom, 0, sizeof( m_eeprom ) );
	m_eeprom.data = NULL;
	m_eeprom.page = NULL;

	/* Initialize RTC structure */
	m_rtc.present = 0;
	m_rtc.index = 0;
	m_rtc.year = 0;
	m_rtc.month = 0;
	m_rtc.day = 0;
	m_rtc.day_of_week = 0;
	m_rtc.hour = 0;
	m_rtc.minute = 0;
	m_rtc.second = 0;
	m_rtc.setting = 0xFF;
}


DEVICE_IMAGE_LOAD_MEMBER(wswan_state,wswan_cart)
{
	UINT32 size;
	const char *sram_str;

	if (image.software_entry() == NULL)
		size = image.length();
	else
		size = image.get_software_region_length("rom");

	m_ws_ram = (UINT8*) m_maincpu->space(AS_PROGRAM).get_read_ptr(0);
	memset(m_ws_ram, 0, 0xffff);
	m_ROMBanks = size / 65536;

	for (int i = 0; i < m_ROMBanks; i++)
	{
		if ((m_ROMMap[i] = auto_alloc_array(machine(), UINT8, 0x10000)))
		{
			if (image.software_entry() == NULL)
			{
				if (image.fread( m_ROMMap[i], 0x10000) != 0x10000)
				{
					image.seterror(IMAGE_ERROR_INVALIDIMAGE, "Wrongly sized ROM");
					image.message(" Wrongly sized ROM");
					logerror("Error while reading loading rom!\n");
					return IMAGE_INIT_FAIL;
				}
			}
			else
				memcpy(m_ROMMap[i], image.get_software_region("rom") + i * 0x10000, 0x10000);
		}
		else
		{
			image.seterror(IMAGE_ERROR_INVALIDIMAGE, "Unable to allocate memory for ROM");
			image.message(" Unable to allocate memory for ROM");
			logerror("Memory allocation failed reading rom!\n");
			return IMAGE_INIT_FAIL;
		}
	}

	sram_str = wswan_determine_sram(m_ROMMap[m_ROMBanks - 1][0xfffb]);

	m_rtc.present = m_ROMMap[m_ROMBanks - 1][0xfffd] ? 1 : 0;
	m_rotate = m_ROMMap[m_ROMBanks-1][0xfffc] & 0x01;

	{
		int sum = 0;
		/* Spit out some info */
		logerror("ROM DETAILS\n" );
		logerror("\tDeveloper ID: %X\n", m_ROMMap[m_ROMBanks - 1][0xfff6]);
		logerror("\tMinimum system: %s\n", m_ROMMap[m_ROMBanks - 1][0xfff7] ? "WonderSwan Color" : "WonderSwan");
		logerror("\tCart ID: %X\n", m_ROMMap[m_ROMBanks - 1][0xfff8]);
		logerror("\tROM size: %s\n", wswan_determine_romsize(m_ROMMap[m_ROMBanks - 1][0xfffa]));
		logerror("\tSRAM size: %s\n", sram_str);
		logerror("\tFeatures: %X\n", m_ROMMap[m_ROMBanks - 1][0xfffc]);
		logerror("\tRTC: %s\n", m_ROMMap[m_ROMBanks - 1][0xfffd] ? "yes" : "no");
		for (int i = 0; i < m_ROMBanks; i++)
		{
			int count;
			for (count = 0; count < 0x10000; count++)
			{
				sum += m_ROMMap[i][count];
			}
		}
		sum -= m_ROMMap[m_ROMBanks - 1][0xffff];
		sum -= m_ROMMap[m_ROMBanks - 1][0xfffe];
		sum &= 0xffff;
		logerror("\tChecksum: %X%X (calculated: %04X)\n", m_ROMMap[m_ROMBanks - 1][0xffff], m_ROMMap[m_ROMBanks - 1][0xfffe], sum);
	}

	if (m_eeprom.size != 0)
	{
		m_eeprom.data = auto_alloc_array(machine(), UINT8, m_eeprom.size);
		image.battery_load(m_eeprom.data, m_eeprom.size, 0x00);
		m_eeprom.page = m_eeprom.data;
	}

	if (image.software_entry() == NULL)
	{
		logerror("Image Name: %s\n", image.longname());
		logerror("Image Year: %s\n", image.year());
		logerror("Image Manufacturer: %s\n", image.manufacturer());
	}

	/* All done */
	return IMAGE_INIT_PASS;
}

TIMER_CALLBACK_MEMBER(wswan_state::wswan_scanline_interrupt)
{
	if( m_vdp.current_line < 144 )
	{
		wswan_refresh_scanline();
	}

	/* Decrement 12kHz (HBlank) counter */
	if ( m_vdp.timer_hblank_enable && m_vdp.timer_hblank_reload != 0 )
	{
		m_vdp.timer_hblank_count--;
		logerror( "timer_hblank_count: %X\n", m_vdp.timer_hblank_count );
		if ( m_vdp.timer_hblank_count == 0 )
		{
			if ( m_vdp.timer_hblank_mode )
			{
				m_vdp.timer_hblank_count = m_vdp.timer_hblank_reload;
			}
			else
			{
				m_vdp.timer_hblank_reload = 0;
			}
			logerror( "trigerring hbltmr interrupt\n" );
			wswan_set_irq_line( WSWAN_IFLAG_HBLTMR );
		}
	}

	/* Handle Sound DMA */
	if ( ( m_sound_dma.enable & 0x88 ) == 0x80 )
	{
		address_space &space = m_maincpu->space(AS_PROGRAM );
		/* TODO: Output sound DMA byte */
		wswan_port_w( space, 0x89, space.read_byte(m_sound_dma.source ) );
		m_sound_dma.size--;
		m_sound_dma.source = ( m_sound_dma.source + 1 ) & 0x0FFFFF;
		if ( m_sound_dma.size == 0 )
		{
			m_sound_dma.enable &= 0x7F;
		}
	}

//  m_vdp.current_line = (m_vdp.current_line + 1) % 159;

	if( m_vdp.current_line == 144 ) // buffer sprite table
	{
		memcpy(m_vdp.sprite_table_buffer, &m_vdp.vram[m_vdp.sprite_table_address], 512);
		m_vdp.sprite_count = m_ws_portram[0x06];
		m_vdp.sprite_first = m_ws_portram[0x05]; // always zero?
	}

	if( m_vdp.current_line == 144 )
	{
		wswan_set_irq_line( WSWAN_IFLAG_VBL );
		/* Decrement 75Hz (VBlank) counter */
		if ( m_vdp.timer_vblank_enable && m_vdp.timer_vblank_reload != 0 )
		{
			m_vdp.timer_vblank_count--;
			logerror( "timer_vblank_count: %X\n", m_vdp.timer_vblank_count );
			if ( m_vdp.timer_vblank_count == 0 )
			{
				if ( m_vdp.timer_vblank_mode )
				{
					m_vdp.timer_vblank_count = m_vdp.timer_vblank_reload;
				}
				else
				{
					m_vdp.timer_vblank_reload = 0;
				}
				logerror( "triggering vbltmr interrupt\n" );
				wswan_set_irq_line( WSWAN_IFLAG_VBLTMR );
			}
		}
	}

//  m_vdp.current_line = (m_vdp.current_line + 1) % 159;

	if ( m_vdp.current_line == m_vdp.line_compare )
	{
		wswan_set_irq_line( WSWAN_IFLAG_LCMP );
	}

	m_vdp.current_line = (m_vdp.current_line + 1) % 159;
}