blob: 9d00f2139fe361b6b1588c146edee43946bf4517 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
|
#ifndef __SNS_SFX_H
#define __SNS_SFX_H
#include "machine/sns_slot.h"
#include "machine/sns_rom.h"
#include "cpu/superfx/superfx.h"
// ======================> sns_rom_superfx_device
class sns_rom_superfx_device : public sns_rom_device
{
public:
// construction/destruction
sns_rom_superfx_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
// device-level overrides
virtual void device_start();
virtual void device_config_complete() { m_shortname = "sns_rom_superfx"; }
virtual machine_config_constructor device_mconfig_additions() const;
required_device<device_t> m_superfx;
// additional reading and writing
virtual DECLARE_READ8_MEMBER(read_l);
virtual DECLARE_READ8_MEMBER(read_h);
virtual DECLARE_READ8_MEMBER(read_ram);
virtual DECLARE_WRITE8_MEMBER(write_ram);
virtual DECLARE_READ8_MEMBER(chip_read);
virtual DECLARE_WRITE8_MEMBER(chip_write);
virtual DECLARE_READ8_MEMBER(superfx_r_bank1);
virtual DECLARE_READ8_MEMBER(superfx_r_bank2);
virtual DECLARE_READ8_MEMBER(superfx_r_bank3);
virtual DECLARE_WRITE8_MEMBER(superfx_w_bank1);
virtual DECLARE_WRITE8_MEMBER(superfx_w_bank2);
virtual DECLARE_WRITE8_MEMBER(superfx_w_bank3);
virtual DECLARE_WRITE_LINE_MEMBER(snes_extern_irq_w);
UINT8 sfx_ram[0x200000];
};
// device type definition
extern const device_type SNS_LOROM_SUPERFX;
#endif
|