blob: 7b7485f219e8e6ca11003e42c88a2d623040c8b6 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
/***************************************************************************
machine/mpc105.h
Motorola MPC105 PCI bridge
***************************************************************************/
#ifndef MPC105_H
#define MPC105_H
#include "machine/pci.h"
#define MPC105_MEMORYBANK_COUNT 8
// ======================> mpc105_interface
struct mpc105_interface
{
const char *m_cputag;
int m_bank_base_default;
};
// ======================> mpc105_device
class mpc105_device : public device_t,
public pci_device_interface,
public mpc105_interface
{
public:
// construction/destruction
mpc105_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
virtual UINT32 pci_read(pci_bus_device *pcibus, int function, int offset, UINT32 mem_mask);
virtual void pci_write(pci_bus_device *pcibus, int function, int offset, UINT32 data, UINT32 mem_mask);
protected:
// device-level overrides
virtual void device_start();
virtual void device_reset();
virtual void device_config_complete();
void update_memory();
private:
int m_bank_base;
UINT8 m_bank_enable;
UINT32 m_bank_registers[8];
cpu_device* m_maincpu;
};
// device type definition
extern const device_type MPC105;
#endif /* MPC105_H */
|