summaryrefslogtreecommitdiffstatshomepage
path: root/src/mess/includes/imds2.h
blob: 62887b4b34e603e6c7023df83eab4c4d8f9f5413 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
// license:MAME
// copyright-holders:fulivi
// Driver for Intel Intellec MDS series-II

#ifndef _IMDS2_H_
#define _IMDS2_H_

#include "emu.h"
#include "cpu/i8085/i8085.h"
#include "cpu/mcs48/mcs48.h"
#include "machine/i8257.h"
#include "video/i8275.h"
#include "sound/beep.h"
#include "machine/pit8253.h"
#include "machine/pic8259.h"
#include "machine/i8271.h"
#include "imagedev/flopdrv.h"

class imds2_state : public driver_device
{
 public:
    imds2_state(const machine_config &mconfig, device_type type, const char *tag);

    DECLARE_READ8_MEMBER(ipc_mem_read);
    DECLARE_WRITE8_MEMBER(ipc_mem_write);
    DECLARE_WRITE8_MEMBER(imds2_ipc_control_w);
    DECLARE_WRITE_LINE_MEMBER(imds2_ipc_intr);
    DECLARE_READ8_MEMBER(imds2_ipcsyspic_r);
    DECLARE_READ8_MEMBER(imds2_ipclocpic_r);
    DECLARE_WRITE8_MEMBER(imds2_ipcsyspic_w);
    DECLARE_WRITE8_MEMBER(imds2_ipclocpic_w);
    
    DECLARE_WRITE8_MEMBER(imds2_miscout_w);
    DECLARE_READ8_MEMBER(imds2_miscin_r);
    DECLARE_WRITE_LINE_MEMBER(imds2_beep_timer_w);
    DECLARE_WRITE8_MEMBER(imds2_start_timer_w);
    DECLARE_READ8_MEMBER(imds2_kb_read);
    DECLARE_READ8_MEMBER(imds2_kb_port_p2_r);
    DECLARE_WRITE8_MEMBER(imds2_kb_port_p1_w);
    DECLARE_READ8_MEMBER(imds2_kb_port_t0_r);
    DECLARE_READ8_MEMBER(imds2_kb_port_t1_r);
    DECLARE_WRITE8_MEMBER(imds2_ioc_dbbout_w);
    DECLARE_WRITE8_MEMBER(imds2_ioc_f0_w);
    DECLARE_WRITE8_MEMBER(imds2_ioc_set_f1_w);
    DECLARE_WRITE8_MEMBER(imds2_ioc_reset_f1_w);
    DECLARE_READ8_MEMBER(imds2_ioc_status_r);
    DECLARE_READ8_MEMBER(imds2_ioc_dbbin_r);
    DECLARE_READ8_MEMBER(imds2_ipc_dbbout_r);
    DECLARE_READ8_MEMBER(imds2_ipc_status_r);
    DECLARE_WRITE8_MEMBER(imds2_ipc_dbbin_data_w);
    DECLARE_WRITE8_MEMBER(imds2_ipc_dbbin_cmd_w);
    DECLARE_WRITE_LINE_MEMBER(imds2_hrq_w);
    
    DECLARE_READ8_MEMBER(imds2_ioc_mem_r);
    DECLARE_WRITE8_MEMBER(imds2_ioc_mem_w);
    
    I8275_DRAW_CHARACTER_MEMBER(crtc_display_pixels);
    
    virtual void driver_start();
    virtual void machine_start();
    virtual void video_start();
    virtual void machine_reset();
    
 private:
    required_device<i8085a_cpu_device> m_ipccpu;
    required_device<pic8259_device> m_ipcsyspic;
    required_device<pic8259_device> m_ipclocpic;
    required_device<i8080a_cpu_device> m_ioccpu;
    required_device<i8257_device> m_iocdma;
    required_device<i8275_device> m_ioccrtc;
    required_device<beep_device> m_iocbeep;
    required_device<pit8253_device> m_ioctimer;
    required_device<i8271_device> m_iocfdc;
    required_device<i8741_device> m_kbcpu;
    required_device<palette_device> m_palette;
    required_device<gfxdecode_device> m_gfxdecode;
    required_device<legacy_floppy_image_device> m_floppy0;
    required_ioport m_io_key0;
    required_ioport m_io_key1;
    required_ioport m_io_key2;
    required_ioport m_io_key3;
    required_ioport m_io_key4;
    required_ioport m_io_key5;
    required_ioport m_io_key6;
    required_ioport m_io_key7;
    required_ioport m_ioc_options;
    
    dynamic_array<UINT8> m_ipc_ram;

    bool imds2_in_ipc_rom(offs_t offset) const;
    
    void imds2_update_beeper(void);

    // IPC control port
    UINT8 m_ipc_control;

    // IPC ROM content
    const UINT8 *m_ipc_rom;
    
    // Character generator
    const UINT8 *m_chargen;
    
    // MISCOUT state
    UINT8 m_miscout;

    // Beeper timer line
    int m_beeper_timer;
    
    // Keyboard state
    UINT8 m_kb_p1;

    // IPC to IOC buffer
    UINT8 m_ioc_ibf;

    // IOC to IPC buffer
    UINT8 m_ioc_obf;

    // IPC/IOC status
    UINT8 m_ipc_ioc_status;
};

#endif /* _IMDS2_H_ */