summaryrefslogtreecommitdiffstatshomepage
path: root/src/mess/includes/dm7000.h
blob: a19408a64a8d2efe4c1b0f3221db9c009ea342fe (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
#ifndef DM7000_H_
#define DM7000_H_

#include "emu.h"
#include "cpu/powerpc/ppc.h"
#include "machine/terminal.h"

class dm7000_state : public driver_device
{
public:
	dm7000_state(const machine_config &mconfig, device_type type, const char *tag)
		: driver_device(mconfig, type, tag),
		m_maincpu(*this, "maincpu"),
		m_terminal(*this, TERMINAL_TAG)		{ }

	required_device<cpu_device> m_maincpu;
	required_device<generic_terminal_device> m_terminal;

	DECLARE_WRITE8_MEMBER ( dm7000_iic0_w );
	DECLARE_READ8_MEMBER ( dm7000_iic0_r );
	DECLARE_WRITE8_MEMBER ( dm7000_iic1_w );
	DECLARE_READ8_MEMBER ( dm7000_iic1_r );

	DECLARE_WRITE8_MEMBER ( dm7000_scc0_w );
	DECLARE_READ8_MEMBER ( dm7000_scc0_r );
	DECLARE_WRITE8_MEMBER(kbd_put);
	UINT8 m_scc0_lcr;
	UINT8 m_scc0_lsr;
	UINT8 m_term_data;


	DECLARE_WRITE8_MEMBER ( dm7000_gpio0_w );
	DECLARE_READ8_MEMBER ( dm7000_gpio0_r );

	DECLARE_WRITE8_MEMBER ( dm7000_scp0_w );
	DECLARE_READ8_MEMBER ( dm7000_scp0_r );

	DECLARE_WRITE16_MEMBER ( dm7000_enet_w );
	DECLARE_READ16_MEMBER ( dm7000_enet_r );
	UINT16			m_enet_regs[32];

	UINT32			dcr[1024];
};

/* */
#define UART_DLL	0
#define UART_RBR	0
#define UART_THR	0
#define UART_DLH	1
#define UART_IER	1
#define UART_IIR	2
#define UART_FCR	2
#define UART_LCR	3
#define 	UART_LCR_DLAB	0x80
#define UART_MCR	4
#define UART_LSR	5
#define		UART_LSR_TEMT	0x20
#define		UART_LSR_THRE	0x40
#define UART_MSR	6
#define UART_SCR	7

/* */
#define SCP_SPMODE 0
#define SCP_RXDATA 1
#define SCP_TXDATA 2
#define SCP_SPCOM 3
#define SCP_STATUS 4
#define 	SCP_STATUS_RXRDY 1
#define SCP_CDM 6

/* STB045xxx DCRs */

#define DCRSTB045_CICVCR			0x033		/* CIC Video Control Register */
#define DCRSTB045_SCCR				0x120		/* Serial Clock Control Register */
#define DCRSTB045_VIDEO_CNTL		0x140		/* Video Control Register */
#define DCRSTB045_CMD_STAT			0x14a		/* Command status */
#define DCRSTB045_DISP_MODE			0x154		/* Display Mode Register */
#define DCRSTB045_FRAME_BUFR_BASE	0x179		/* Frame Buffers Base Address Register */

#endif /* DM7000_H_ */