summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame/machine/saa7191.cpp
blob: 7298cc8b1d11b71b04dbffffed92ae9d6744a754 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
// license:BSD-3-Clause
// copyright-holders:Ryan Holtz
/*********************************************************************

    saa7191.cpp

    Philips SAA7191B Digital Multistandard Colour Decoder (DMSD)

    TODO:
    - Actual functionality

*********************************************************************/

#include "emu.h"
#include "saa7191.h"

#define LOG_UNKNOWN     (1 << 0)
#define LOG_READS       (1 << 1)
#define LOG_WRITES      (1 << 2)
#define LOG_ERRORS      (1 << 3)
#define LOG_I2C_IGNORES (1 << 4)
#define LOG_DEFAULT     (LOG_READS | LOG_WRITES | LOG_ERRORS | LOG_I2C_IGNORES | LOG_UNKNOWN)

#define VERBOSE         (LOG_DEFAULT)
#include "logmacro.h"

DEFINE_DEVICE_TYPE(SAA7191, saa7191_device, "saa7191", "Philips SAA7191 DMSD")

saa7191_device::saa7191_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
	: device_t(mconfig, SAA7191, tag, owner, clock)
	, m_chr_in(*this)
	, m_cvbs_in(*this)
	, m_y_out(*this)
	, m_uv_out(*this)
	, m_hs_out(*this)
	, m_vs_out(*this)
{
}

void saa7191_device::device_start()
{
	save_item(NAME(m_status));
	save_item(NAME(m_regs));
	save_item(NAME(m_i2c_write_addr));
	save_item(NAME(m_i2c_read_addr));
	save_item(NAME(m_i2c_subaddr));
	save_item(NAME(m_i2c_state));

	m_chr_in.resolve_safe(0);
	m_cvbs_in.resolve_safe(0);

	m_y_out.resolve_safe();
	m_uv_out.resolve_safe();
	m_hs_out.resolve_safe();
	m_vs_out.resolve_safe();

	m_input_clock = timer_alloc(TIMER_INPUT_CLOCK);
	m_input_clock->adjust(attotime::never);
}

void saa7191_device::device_reset()
{
	m_status = 0;
	memset(m_regs, 0, sizeof(uint8_t) * REG_COUNT);

	m_i2c_write_addr = 0x8a;
	m_i2c_read_addr = 0x8b;
	m_i2c_subaddr = 0x00;
	m_i2c_state = I2C_STATE_IDLE;

	m_input_clock->adjust(attotime::never);
}

void saa7191_device::device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr)
{
}

void saa7191_device::i2c_data_w(uint8_t data)
{
	switch (m_i2c_state)
	{
	case I2C_STATE_IDLE:
		if (data == m_i2c_write_addr)
			m_i2c_state = I2C_STATE_SUBADDR_WRITE;
		else if (data == m_i2c_read_addr)
			m_i2c_state = I2C_STATE_SUBADDR_READ;
		else
			LOGMASKED(LOG_I2C_IGNORES, "I2C idle, address %02x ignored (mine are R:%02x/W:%02x)\n", data, m_i2c_read_addr, m_i2c_write_addr);
		break;
	case I2C_STATE_SUBADDR_WRITE:
		m_i2c_subaddr = data;
		m_i2c_state = I2C_STATE_DATA_WRITE;
		break;
	case I2C_STATE_SUBADDR_READ:
		m_i2c_subaddr = data;
		m_i2c_state = I2C_STATE_DATA_READ;
		break;
	case I2C_STATE_DATA_WRITE:
		reg_w(data);
		m_i2c_subaddr = (m_i2c_subaddr + 1) % REG_COUNT;
		break;
	case I2C_STATE_DATA_READ:
		LOGMASKED(LOG_ERRORS, "I2C is expecting a data read, but data was written, returning to idle\n");
		m_i2c_state = I2C_STATE_IDLE;
		break;
	default:
		LOGMASKED(LOG_ERRORS, "Unknown I2C state %d, returning to idle\n", m_i2c_state);
		m_i2c_state = I2C_STATE_IDLE;
		break;
	}
}

uint8_t saa7191_device::i2c_data_r()
{
	if (m_i2c_state != I2C_STATE_DATA_READ)
	{
		LOGMASKED(LOG_ERRORS, "i2c_data_r called, but we are in state %d and not expecting a data read, returning to idle\n", m_i2c_state);
		m_i2c_state = I2C_STATE_IDLE;
		return 0;
	}
	if (m_i2c_subaddr == 0x01)
	{
		LOGMASKED(LOG_READS, "i2c_data_r: Status = %02x\n", m_status);
		m_i2c_subaddr = (m_i2c_subaddr + 1) % REG_COUNT;
		return m_status;
	}
	LOGMASKED(LOG_UNKNOWN, "i2c_data_r: Unknown Sub-Address %02x, returning 0\n", m_i2c_subaddr);
	m_i2c_subaddr = (m_i2c_subaddr + 1) % REG_COUNT;
	return 0;
}

WRITE_LINE_MEMBER(saa7191_device::i2c_stop_w)
{
	if (state)
		m_i2c_state = I2C_STATE_IDLE;
}

WRITE_LINE_MEMBER(saa7191_device::iicsa_w)
{
	m_i2c_write_addr = state ? 0x8e : 0x8a;
	m_i2c_read_addr = m_i2c_write_addr | 1;
}

void saa7191_device::reg_w(uint8_t data)
{
	if (m_i2c_subaddr < REG_COUNT)
	{
		m_regs[m_i2c_subaddr] = data;
	}

	switch (m_i2c_subaddr)
	{
	case REG_IDEL:
		LOGMASKED(LOG_WRITES, "i2c_data_w: Increment delay = %02x\n", data);
		break;
	case REG_HSYB:
		LOGMASKED(LOG_WRITES, "i2c_data_w: H sync begin, 50Hz = %02x\n", data);
		break;
	case REG_HSYS:
		LOGMASKED(LOG_WRITES, "i2c_data_w: H sync stop, 50Hz = %02x\n", data);
		break;
	case REG_HCLB:
		LOGMASKED(LOG_WRITES, "i2c_data_w: H clamp begin, 50Hz = %02x\n", data);
		break;
	case REG_HCLS:
		LOGMASKED(LOG_WRITES, "i2c_data_w: H clamp stop, 50Hz = %02x\n", data);
		break;
	case REG_HPHI:
		LOGMASKED(LOG_WRITES, "i2c_data_w: H sync after PHI1, 50Hz = %02x\n", data);
		break;
	case REG_LUMC:
		LOGMASKED(LOG_WRITES, "i2c_data_w: Luminance control = %02x\n", data);
		break;
	case REG_HUEC:
		LOGMASKED(LOG_WRITES, "i2c_data_w: Hue control = %02x\n", data);
		break;
	case REG_CKTQ:
		LOGMASKED(LOG_WRITES, "i2c_data_w: Colour killer threshold QAM = %02x\n", data);
		break;
	case REG_CKTS:
		LOGMASKED(LOG_WRITES, "i2c_data_w: Colour killer threshold SECAM = %02x\n", data);
		break;
	case REG_PLSE:
		LOGMASKED(LOG_WRITES, "i2c_data_w: PAL switch sensitivity = %02x\n", data);
		break;
	case REG_SESE:
		LOGMASKED(LOG_WRITES, "i2c_data_w: SECAM switch sensitivity = %02x\n", data);
		break;
	case REG_GAIN:
		LOGMASKED(LOG_WRITES, "i2c_data_w: Chroma gain control settings = %02x\n", data);
		break;
	case REG_STDC:
		LOGMASKED(LOG_WRITES, "i2c_data_w: Standard/mode control = %02x\n", data);
		break;
	case REG_IOCK:
		LOGMASKED(LOG_WRITES, "i2c_data_w: I/O and clock control = %02x\n", data);
		break;
	case REG_CTL1:
		LOGMASKED(LOG_WRITES, "i2c_data_w: Control #1 = %02x\n", data);
		break;
	case REG_CTL2:
		LOGMASKED(LOG_WRITES, "i2c_data_w: Control #2 = %02x\n", data);
		break;
	case REG_CHCV:
		LOGMASKED(LOG_WRITES, "i2c_data_w: Chroma gain reference = %02x\n", data);
		break;
	case REG_HS6B:
		LOGMASKED(LOG_WRITES, "i2c_data_w: H sync begin, 60Hz = %02x\n", data);
		break;
	case REG_HS6S:
		LOGMASKED(LOG_WRITES, "i2c_data_w: H sync stop, 60Hz = %02x\n", data);
		break;
	case REG_HC6B:
		LOGMASKED(LOG_WRITES, "i2c_data_w: H clamp begin, 60Hz = %02x\n", data);
		break;
	case REG_HC6S:
		LOGMASKED(LOG_WRITES, "i2c_data_w: H clamp stop, 60Hz = %02x\n", data);
		break;
	case REG_HP6I:
		LOGMASKED(LOG_WRITES, "i2c_data_w: H sync after PHI1, 60Hz = %02x\n", data);
		break;
	default:
		LOGMASKED(LOG_WRITES, "i2c_data_w: Unknown Register %02x = %02x (ignored)\n", m_i2c_subaddr, data);
		if (m_i2c_subaddr < REG_COUNT)
		{
			m_regs[m_i2c_subaddr] = 0;
		}
		break;
	}
}