summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame/machine/pc9801_memsw.h
blob: 22d4d56810828c191f1925109f3eab6cfc4f72a3 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
// license:BSD-3-Clause
// copyright-holders:Angelo Salese
/***************************************************************************

Template for skeleton device

***************************************************************************/

#ifndef MAME_MACHINE_PC9801_MEMSW_H
#define MAME_MACHINE_PC9801_MEMSW_H

#pragma once

#include "machine/nvram.h"


//**************************************************************************
//  INTERFACE CONFIGURATION MACROS
//**************************************************************************



//**************************************************************************
//  TYPE DEFINITIONS
//**************************************************************************

// ======================> pc9801_memsw_device

class pc9801_memsw_device : public device_t,
							public device_nvram_interface
{
public:
	// construction/destruction
	pc9801_memsw_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);

	uint8_t read(uint8_t offset);
	void write(uint8_t offset, uint8_t data);

protected:
	// device-level overrides
	virtual void device_start() override;
	virtual void device_reset() override;
	virtual void nvram_default() override;
	virtual void nvram_read(emu_file &file) override;
	virtual void nvram_write(emu_file &file) override;

private:
	uint8_t m_bram[0x10];
	const uint8_t m_bram_size = 0x10;
};


// device type definition
DECLARE_DEVICE_TYPE(PC9801_MEMSW, pc9801_memsw_device)

#endif // MAME_MACHINE_PC9801_MEMSW_H