summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame/machine/nmk112.h
blob: 00fd4508b793a6e4cd5695f8043888302c0fc6de (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
/*************************************************************************

    nmk112.h

**************************************************************************/

#ifndef __NMK112_H__
#define __NMK112_H__

#include "devlegcy.h"

/***************************************************************************
    TYPE DEFINITIONS
***************************************************************************/

struct nmk112_interface
{
	const char *rgn0, *rgn1;
	UINT8 disable_page_mask;
};

class nmk112_device : public device_t,
									public nmk112_interface
{
public:
	nmk112_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
	~nmk112_device() {}

	DECLARE_WRITE8_MEMBER( okibank_w );
	DECLARE_WRITE16_MEMBER( okibank_lsb_w );

protected:
	// device-level overrides
	virtual void device_config_complete();
	virtual void device_start();
	virtual void device_reset();
	
private:
	void do_bankswitch( int offset, int data );
	void postload_bankswitch();
	
	// internal state
	
	/* which chips have their sample address table divided into pages */
	UINT8 m_page_mask;

	UINT8 m_current_bank[8];

	UINT8 *m_rom0, *m_rom1;
	int   m_size0, m_size1;
};

extern const device_type NMK112;


/***************************************************************************
    DEVICE CONFIGURATION MACROS
***************************************************************************/

#define MCFG_NMK112_ADD(_tag, _interface) \
	MCFG_DEVICE_ADD(_tag, NMK112, 0) \
	MCFG_DEVICE_CONFIG(_interface)

#endif /* __NMK112_H__ */