summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame/machine/dc.c
blob: f71f67c1e6e1591d6b9f03d393cfa4310c2e79f3 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
/*

    dc.c - Sega Dreamcast hardware

*/

#include "driver.h"
#include "dc.h"

READ64_HANDLER( dc_sysctrl_r )
{
	return 0;
}

WRITE64_HANDLER( dc_sysctrl_w )
{
	mame_printf_verbose("SYSCTRL: write %llx to %x, mask %llx\n", data, offset, mem_mask);
}

READ64_HANDLER( dc_maple_r )
{
	return 0;
}

WRITE64_HANDLER( dc_maple_w )
{
	mame_printf_verbose("MAPLE: write %llx to %x, mask %llx\n", data, offset, mem_mask);
}

READ64_HANDLER( dc_gdrom_r )
{
	return 0;
}

WRITE64_HANDLER( dc_gdrom_w )
{
	mame_printf_verbose("GDROM: write %llx to %x, mask %llx\n", data, offset, mem_mask);
}

READ64_HANDLER( dc_g1_ctrl_r )
{
	return 0;
}

WRITE64_HANDLER( dc_g1_ctrl_w )
{
	mame_printf_verbose("G1CTRL: write %llx to %x, mask %llx\n", data, offset, mem_mask);
}

READ64_HANDLER( dc_g2_ctrl_r )
{
	return 0;
}

WRITE64_HANDLER( dc_g2_ctrl_w )
{
	mame_printf_verbose("G2CTRL: write %llx to %x, mask %llx\n", data, offset, mem_mask);
}

READ64_HANDLER( dc_modem_r )
{
	return 0;
}

WRITE64_HANDLER( dc_modem_w )
{
	mame_printf_verbose("MODEM: write %llx to %x, mask %llx\n", data, offset, mem_mask);
}

READ64_HANDLER( dc_rtc_r )
{
	return 0;
}

WRITE64_HANDLER( dc_rtc_w )
{
	mame_printf_verbose("RTC: write %llx to %x, mask %llx\n", data, offset, mem_mask);
}

MACHINE_RESET( dc )
{
	/* halt the ARM7 */
	cpunum_set_input_line(1, INPUT_LINE_RESET, ASSERT_LINE);
}

READ64_HANDLER( dc_aica_reg_r )
{
	return 0;
}

WRITE64_HANDLER( dc_aica_reg_w )
{
	mame_printf_verbose("AICA REG: write %llx to %x, mask %llx\n", data, offset, mem_mask);
}