blob: c060675e812ffb645bb3a44246a00e912e5b3dbc (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
|
#include "machine/intelfsh.h"
#define FIFO_SIZE 512
class seibuspi_state : public driver_device
{
public:
seibuspi_state(const machine_config &mconfig, device_type type, const char *tag)
: driver_device(mconfig, type, tag) { }
UINT32 *m_spimainram;
UINT32 *m_spi_scrollram;
intel_e28f008sa_device *m_flash[2];
UINT8 *m_z80_rom;
int m_z80_prg_fifo_pos;
int m_z80_lastbank;
int m_fifoin_rpos;
int m_fifoin_wpos;
UINT8 m_fifoin_data[FIFO_SIZE];
int m_fifoin_read_request;
int m_fifoout_rpos;
int m_fifoout_wpos;
UINT8 m_fifoout_data[FIFO_SIZE];
int m_fifoout_read_request;
UINT8 m_sb_coin_latch;
UINT8 m_ejsakura_input_port;
tilemap_t *m_text_layer;
tilemap_t *m_back_layer;
tilemap_t *m_mid_layer;
tilemap_t *m_fore_layer;
UINT32 m_layer_bank;
UINT32 m_layer_enable;
UINT32 m_video_dma_length;
UINT32 m_video_dma_address;
UINT32 m_sprite_dma_length;
int m_rf2_layer_bank[3];
UINT32 *m_tilemap_ram;
UINT32 *m_palette_ram;
UINT32 *m_sprite_ram;
int m_mid_layer_offset;
int m_fore_layer_offset;
int m_text_layer_offset;
UINT32 m_bg_fore_layer_position;
UINT8 m_alpha_table[8192];
UINT8 m_sprite_bpp;
};
/*----------- defined in machine/spisprit.c -----------*/
void seibuspi_sprite_decrypt(UINT8 *src, int romsize);
/*----------- defined in video/seibuspi.c -----------*/
VIDEO_START( spi );
SCREEN_UPDATE( spi );
VIDEO_START( sys386f2 );
SCREEN_UPDATE( sys386f2 );
READ32_HANDLER( spi_layer_bank_r );
WRITE32_HANDLER( spi_layer_bank_w );
WRITE32_HANDLER( spi_layer_enable_w );
void rf2_set_layer_banks(running_machine &machine, int banks);
WRITE32_HANDLER( tilemap_dma_start_w );
WRITE32_HANDLER( palette_dma_start_w );
WRITE32_HANDLER( video_dma_length_w );
WRITE32_HANDLER( video_dma_address_w );
WRITE32_HANDLER( sprite_dma_start_w );
|