1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
// license: ?
// copyright-holders: Angelo Salese
/*****************************************************************************
*
* template for CPU cores
*
*****************************************************************************/
#pragma once
#ifndef __XXX_H__
#define __XXX_H__
enum
{
#if 0
XXX_R0=1, XXX_R1, XXX_R2, XXX_R3,
XXX_R4, XXX_R5, XXX_R6, XXX_R7
#endif
};
class xxx_cpu_device : public cpu_device
{
public:
// construction/destruction
xxx_cpu_device(const machine_config &mconfig, const char *_tag, device_t *_owner, UINT32 _clock);
protected:
// device-level overrides
virtual void device_start();
virtual void device_reset();
// device_execute_interface overrides
virtual UINT32 execute_min_cycles() const { return 1; }
virtual UINT32 execute_max_cycles() const { return 7; }
virtual UINT32 execute_input_lines() const { return 0; }
virtual void execute_run();
virtual void execute_set_input(int inputnum, int state);
// device_memory_interface overrides
virtual const address_space_config *memory_space_config(address_spacenum spacenum = AS_0) const { return (spacenum == AS_PROGRAM) ? &m_program_config : ( (spacenum == AS_DATA) ? &m_data_config : NULL ); }
// device_state_interface overrides
void state_string_export(const device_state_entry &entry, astring &string);
// device_disasm_interface overrides
virtual UINT32 disasm_min_opcode_bytes() const { return 4; }
virtual UINT32 disasm_max_opcode_bytes() const { return 4; }
virtual offs_t disasm_disassemble(char *buffer, offs_t pc, const UINT8 *oprom, const UINT8 *opram, UINT32 options);
private:
address_space_config m_program_config;
UINT8 m_pc; /* registers */
UINT8 m_flags; /* flags */
address_space *m_program;
address_space *m_data;
int m_icount;
void xxx_illegal();
};
extern const device_type XXX;
CPU_DISASSEMBLE( xxx );
#endif /* __XXX_H__ */
|