1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
|
// license:BSD-3-Clause
// copyright-holders:
/***********************************************************************************************************************************
Skeleton driver for Qume QVT-201 & QVT-202 display terminals.
************************************************************************************************************************************/
#include "emu.h"
#include "cpu/z80/z80.h"
#include "bus/rs232/rs232.h"
#include "machine/input_merger.h"
#include "machine/mc68681.h"
#include "machine/nvram.h"
#include "video/scn2674.h"
#include "screen.h"
class qvt201_state : public driver_device
{
public:
qvt201_state(const machine_config &mconfig, device_type type, const char *tag)
: driver_device(mconfig, type, tag)
, m_maincpu(*this, "maincpu")
, m_mainnmi(*this, "mainnmi")
, m_eia(*this, "eia")
, m_screen(*this, "screen")
, m_p_chargen(*this, "chargen")
, m_dataram(*this, "dataram")
, m_attram(*this, "attram")
{ }
void qvt201(machine_config &config);
private:
SCN2672_DRAW_CHARACTER_MEMBER(draw_character);
DECLARE_WRITE8_MEMBER(offset_w);
DECLARE_WRITE8_MEMBER(keyboard_w);
DECLARE_READ8_MEMBER(keyboard_r);
DECLARE_WRITE8_MEMBER(duart_out_w);
void mem_map(address_map &map);
required_device<cpu_device> m_maincpu;
required_device<input_merger_device> m_mainnmi;
required_device<rs232_port_device> m_eia;
required_device<screen_device> m_screen;
required_region_ptr<u8> m_p_chargen;
required_shared_ptr<u8> m_dataram;
required_shared_ptr<u8> m_attram;
};
SCN2672_DRAW_CHARACTER_MEMBER(qvt201_state::draw_character)
{
}
WRITE8_MEMBER(qvt201_state::offset_w)
{
}
WRITE8_MEMBER(qvt201_state::keyboard_w)
{
}
READ8_MEMBER(qvt201_state::keyboard_r)
{
return 1;
}
WRITE8_MEMBER(qvt201_state::duart_out_w)
{
// OP0 = RTS (EIA pin 4)
// OP1 = DTR (EIA pin 20)
// OP2 not used?
// OP3 = 132/_80
// OP4 = SRV
// OP5 = BLOCK/_UL
// OP6 = preset MBC NMI flipflop
// OP7 = _DATA/TALK (EIA pin 14)
m_eia->write_rts(BIT(data, 0));
m_eia->write_dtr(BIT(data, 1));
m_mainnmi->in_w<1>(!BIT(data, 6));
}
void qvt201_state::mem_map(address_map &map)
{
map(0x0000, 0x7fff).rom().region("maincpu", 0);
map(0x8800, 0x8fff).ram().share("nvram");
map(0x9000, 0x9007).rw("crtc", FUNC(scn2672_device::read), FUNC(scn2672_device::write));
map(0x9800, 0x980f).rw("duart", FUNC(scn2681_device::read), FUNC(scn2681_device::write));
map(0xa000, 0xa000).w(FUNC(qvt201_state::offset_w));
map(0xa800, 0xa800).w(FUNC(qvt201_state::keyboard_w));
map(0xb000, 0xb000).r(FUNC(qvt201_state::keyboard_r));
map(0xc000, 0xdfff).ram().share("dataram");
map(0xe000, 0xffff).ram().share("attram");
}
static INPUT_PORTS_START( qvt201 )
INPUT_PORTS_END
MACHINE_CONFIG_START(qvt201_state::qvt201)
MCFG_DEVICE_ADD("maincpu", Z80, 3.6864_MHz_XTAL)
MCFG_DEVICE_PROGRAM_MAP(mem_map) // IORQ is not used at all
input_merger_device &mainint(INPUT_MERGER_ANY_HIGH(config, "mainint")); // open collector
mainint.output_handler().set_inputline("maincpu", INPUT_LINE_IRQ0);
input_merger_device &mainnmi(INPUT_MERGER_ALL_HIGH(config, "mainnmi"));
mainnmi.output_handler().set_inputline("maincpu", INPUT_LINE_NMI);
MCFG_DEVICE_ADD("duart", SCN2681, 3.6864_MHz_XTAL) // XTAL not directly connected
MCFG_MC68681_IRQ_CALLBACK(WRITELINE("mainint", input_merger_device, in_w<1>))
MCFG_MC68681_A_TX_CALLBACK(WRITELINE(m_eia, rs232_port_device, write_txd))
MCFG_MC68681_B_TX_CALLBACK(WRITELINE("aux", rs232_port_device, write_txd))
MCFG_MC68681_OUTPORT_CALLBACK(WRITE8(*this, qvt201_state, duart_out_w))
RS232_PORT(config, m_eia, default_rs232_devices, nullptr);
m_eia->rxd_handler().set("duart", FUNC(scn2681_device::rx_a_w));
rs232_port_device &aux(RS232_PORT(config, "aux", default_rs232_devices, nullptr));
aux.rxd_handler().set("duart", FUNC(scn2681_device::rx_b_w));
aux.dsr_handler().set("duart", FUNC(scn2681_device::ip4_w));
NVRAM(config, "nvram", nvram_device::DEFAULT_ALL_0); // TC5516APL-2 or uPD446C-2 + battery
screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
screen.set_raw(48.654_MHz_XTAL / 3, 102 * 10, 0, 80 * 10, 265, 0, 250);
//screen.set_raw(48.654_MHz_XTAL / 2, 170 * 9, 0, 132 * 9, 265, 0, 250);
screen.set_screen_update("crtc", FUNC(scn2672_device::screen_update));
scn2672_device &crtc(SCN2672(config, "crtc", 48.654_MHz_XTAL / 30));
crtc.set_character_width(10); // 9 in 132-column mode
crtc.intr_callback().set("mainint", FUNC(input_merger_device::in_w<0>));
crtc.breq_callback().set("mainnmi", FUNC(input_merger_device::in_w<0>));
crtc.set_screen("screen");
MACHINE_CONFIG_END
/**************************************************************************************************************
Qume QVT-201.
Chips: Z80A, SCN2681A, SCN2672B, 4x HM6116P-2, D446C-2, button battery
Crystals: (from schematics, unreadable on photo) 48.654 MHz (Y1), 3.6864 MHz (Y2)
Board is marked QVT-202 LB10 REV2 74 6 26.
Printed label on PCB: 301488-02 REV.2
MFG:607 QC:PASS
***************************************************************************************************************/
ROM_START( qvt201 )
ROM_REGION(0x8000, "maincpu", 0) // "Program Contents ©1986 Qume Corp."
ROM_LOAD( "390410-002.u11", 0x0000, 0x4000, CRC(69337561) SHA1(022e49bf5e8d76a3c2cc5af65630d3f77cc32bc1) )
ROM_LOAD( "390410-001.u10", 0x4000, 0x4000, CRC(977cc138) SHA1(a019980ea6da2dce53617bced420014ab4e03ec8) )
ROM_REGION(0x1000, "chargen", 0)
ROM_LOAD( "301847-01.u42", 0x0000, 0x1000, CRC(546ed236) SHA1(312d57a7012f50327310bd11bda000149f13342e) )
ROM_END
COMP( 1986, qvt201, 0, 0, qvt201, qvt201, qvt201_state, empty_init, "Qume", "QVT-201 (Rev. T201VE)", MACHINE_IS_SKELETON )
|