blob: b74f13d0307e648c33f89965c2290383787b6b7f (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
// license:BSD-3-Clause
// copyright-holders:Philip Bennett
#ifndef __TAITOSND_H__
#define __TAITOSND_H__
//**************************************************************************
// INTERFACE CONFIGURATION MACROS
//**************************************************************************
#define MCFG_TC0140SYT_MASTER_CPU(_tag) \
tc0140syt_device::set_master_tag(*device, "^" _tag);
#define MCFG_TC0140SYT_SLAVE_CPU(_tag) \
tc0140syt_device::set_slave_tag(*device, "^" _tag);
//**************************************************************************
// TYPE DEFINITIONS
//**************************************************************************
// ======================> tc0140syt_device
class tc0140syt_device : public device_t
{
public:
tc0140syt_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
~tc0140syt_device() { }
static void set_master_tag(device_t &device, const char *tag) { downcast<tc0140syt_device &>(device).m_mastercpu.set_tag(tag); }
static void set_slave_tag(device_t &device, const char *tag) { downcast<tc0140syt_device &>(device).m_slavecpu.set_tag(tag); }
// MASTER (4-bit bus) control functions
DECLARE_WRITE8_MEMBER( master_port_w );
DECLARE_WRITE8_MEMBER( master_comm_w );
DECLARE_READ8_MEMBER( master_comm_r );
// SLAVE (4-bit bus) control functions ONLY
DECLARE_WRITE8_MEMBER( slave_port_w );
DECLARE_READ8_MEMBER( slave_comm_r );
DECLARE_WRITE8_MEMBER( slave_comm_w );
protected:
// device-level overrides
virtual void device_start() override;
virtual void device_reset() override;
private:
void update_nmi();
UINT8 m_slavedata[4]; /* Data on master->slave port (4 nibbles) */
UINT8 m_masterdata[4]; /* Data on slave->master port (4 nibbles) */
UINT8 m_mainmode; /* Access mode on master cpu side */
UINT8 m_submode; /* Access mode on slave cpu side */
UINT8 m_status; /* Status data */
UINT8 m_nmi_enabled; /* 1 if slave cpu has nmi's enabled */
required_device<cpu_device> m_mastercpu; /* this is the maincpu */
required_device<cpu_device> m_slavecpu; /* this is the audiocpu */
};
extern const device_type TC0140SYT;
#endif /*__TAITOSND_H__*/
|