1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
|
// system 16 - 7751 emulation, based on monster bash code.
#include "driver.h"
#include "cpu/i8039/i8039.h"
#include "sound/dac.h"
static UINT32 port_8255_c03 = 0;
static UINT32 port_8255_c47 = 0;
static UINT32 port_7751_p27 = 0;
static UINT32 rom_offset = 0;
static UINT32 rom_base = 0;
static UINT32 rom_bank = 0;
static TIMER_CALLBACK( trigger_7751_sound )
{
int data = param;
/* I think this is correct for 128k sound roms,
it's OK for smaller roms */
if((data&0xf) == 0xc) rom_bank=0;
else if((data&0xf) == 0xd) rom_bank=0x4000;
else if((data&0xf) == 0xb) rom_bank=0xc000;
else if((data&0xf) == 0xa) rom_bank=0x8000;
else if((data&0xf) == 0xf) rom_bank=0x1c000;
else if((data&0xf) == 0xe) rom_bank=0x18000;
else if((data&0xf) == 0x7) rom_bank=0x14000;
else if((data&0xf) == 0x6) rom_bank=0x10000;
port_8255_c03 = (data>>5);
cpunum_set_input_line(2, 0, PULSE_LINE);
}
// I'm sure this must be wrong, but it seems to work for quartet music.
WRITE8_HANDLER( sys16_7751_audio_8255_w )
{
logerror("7751: %4x %4x\n",data,data^0xff);
if ((data & 0x0f) != 8)
{
cpunum_set_input_line(2, INPUT_LINE_RESET, PULSE_LINE);
timer_set(ATTOTIME_IN_USEC(300), data, trigger_7751_sound);
}
}
READ8_HANDLER( sys16_7751_audio_8255_r )
{
// Only PC4 is hooked up
/* 0x00 = BUSY, 0x10 = NOT BUSY */
return (port_8255_c47 & 0x10);
}
/* read from BUS */
READ8_HANDLER( sys16_7751_sh_rom_r )
{
UINT8 *sound_rom = memory_region(REGION_SOUND1);
return sound_rom[rom_offset+rom_base];
}
/* read from T1 */
READ8_HANDLER( sys16_7751_sh_t1_r )
{
// Labelled as "TEST", connected to ground
return 0;
}
/* read from P2 */
READ8_HANDLER( sys16_7751_sh_command_r )
{
// 8255's PC0-2 connects to 7751's S0-2 (P24-P26 on an 8048)
return ((port_8255_c03 & 0x07) << 4) | port_7751_p27;
}
/* write to P1 */
WRITE8_HANDLER( sys16_7751_sh_dac_w )
{
DAC_data_w(0,data);
}
/* write to P2 */
WRITE8_HANDLER( sys16_7751_sh_busy_w )
{
port_8255_c03 = (data & 0x70) >> 4;
port_8255_c47 = (data & 0x80) >> 3;
port_7751_p27 = data & 0x80;
rom_base = rom_bank;
}
/* write to P4 */
WRITE8_HANDLER( sys16_7751_sh_offset_a0_a3_w )
{
rom_offset = (rom_offset & 0xFFF0) | (data & 0x0F);
}
/* write to P5 */
WRITE8_HANDLER( sys16_7751_sh_offset_a4_a7_w )
{
rom_offset = (rom_offset & 0xFF0F) | ((data & 0x0F) << 4);
}
/* write to P6 */
WRITE8_HANDLER( sys16_7751_sh_offset_a8_a11_w )
{
rom_offset = (rom_offset & 0xF0FF) | ((data & 0x0F) << 8);
}
/* write to P7 */
WRITE8_HANDLER( sys16_7751_sh_rom_select_w )
{
rom_offset = (rom_offset & 0x0FFF) | ((0x4000 + ((data&0xf) << 12)) & 0x3000);
}
|