summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/video/upd3301.h
blob: e259a634be2120f8e3e7a9ad00a85c961e863afb (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
/**********************************************************************

    NEC uPD3301 Programmable CRT Controller emulation

    Copyright MESS Team.
    Visit http://mamedev.org for licensing and usage restrictions.

**********************************************************************
                            _____   _____
                  VRTC   1 |*    \_/     | 40  Vcc
                   RVV   2 |             | 39  SL0
                   CSR   3 |             | 38  LC0
                  LPEN   4 |             | 37  LC1
                   INT   5 |             | 36  LC2
                   DRQ   6 |             | 35  LC3
                 _DACK   7 |             | 34  VSP
                    A0   8 |             | 33  SL12
                   _RD   9 |             | 32  GPA
                   _WR  10 |   uPD3301   | 31  HLGT
                   _CS  11 |             | 30  CC7
                   DB0  12 |             | 29  CC6
                   DB1  13 |             | 28  CC5
                   DB2  14 |             | 27  CC4
                   DB3  15 |             | 26  CC3
                   DB4  16 |             | 25  CC2
                   DB5  17 |             | 24  CC1
                   DB6  18 |             | 23  CC0
                   DB7  19 |             | 22  CCLK
                   GND  20 |_____________| 21  HRTC

**********************************************************************/

#pragma once

#ifndef __UPD3301__
#define __UPD3301__

#include "emu.h"



//**************************************************************************
//  MACROS / CONSTANTS
//**************************************************************************




//**************************************************************************
//  INTERFACE CONFIGURATION MACROS
//**************************************************************************

#define MCFG_UPD3301_ADD(_tag, _clock, _intrf) \
	MCFG_DEVICE_ADD(_tag, UPD3301, _clock) \
	MCFG_DEVICE_CONFIG(_intrf)


#define UPD3301_INTERFACE(name) \
	const upd3301_interface (name) =



//**************************************************************************
//  TYPE DEFINITIONS
//**************************************************************************

// ======================> upd3301_display_pixels_func

typedef void (*upd3301_display_pixels_func)(device_t *device, bitmap_rgb32 &bitmap, int y, int sx, UINT8 cc, UINT8 lc, int hlgt, int rvv, int vsp, int sl0, int sl12, int csr, int gpa);
#define UPD3301_DISPLAY_PIXELS(name) void name(device_t *device, bitmap_rgb32 &bitmap, int y, int sx, UINT8 cc, UINT8 lc, int hlgt, int rvv, int vsp, int sl0, int sl12, int csr, int gpa)


// ======================> upd3301_interface

struct upd3301_interface
{
	const char *m_screen_tag;		// screen we are acting on
	int m_width;					// char width in pixels

	upd3301_display_pixels_func	m_display_cb;

	devcb_write_line		m_out_int_cb;
	devcb_write_line		m_out_drq_cb;
	devcb_write_line		m_out_hrtc_cb;
	devcb_write_line		m_out_vrtc_cb;
};



// ======================> upd3301_device

class upd3301_device :	public device_t,
						public upd3301_interface
{
public:
    // construction/destruction
    upd3301_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);

    DECLARE_READ8_MEMBER( read );
    DECLARE_WRITE8_MEMBER( write );
    DECLARE_WRITE8_MEMBER( dack_w );
	DECLARE_WRITE_LINE_MEMBER( lpen_w );
	DECLARE_READ_LINE_MEMBER( hrtc_r );
	DECLARE_READ_LINE_MEMBER( vrtc_r );

	UINT32 screen_update(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect);

protected:
    // device-level overrides
	virtual void device_config_complete();
    virtual void device_start();
    virtual void device_reset();
	virtual void device_clock_changed();
	virtual void device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr);

private:
	static const device_timer_id TIMER_HRTC = 0;
	static const device_timer_id TIMER_VRTC = 1;
	static const device_timer_id TIMER_DRQ = 2;

	inline void set_interrupt(int state);
	inline void set_drq(int state);
	inline void set_display(int state);
	inline void reset_counters();
	inline void update_hrtc_timer(int state);
	inline void update_vrtc_timer(int state);
	inline void recompute_parameters();

	void draw_scanline();

	devcb_resolved_write_line		m_out_int_func;
	devcb_resolved_write_line		m_out_drq_func;
	devcb_resolved_write_line		m_out_hrtc_func;
	devcb_resolved_write_line		m_out_vrtc_func;

	screen_device *m_screen;

	// screen drawing
	bitmap_rgb32 *m_bitmap;		// bitmap
	int m_y;						// current scanline
	int m_hrtc;						// horizontal retrace
	int m_vrtc;						// vertical retrace

	// live state
	int m_mode;						// command mode
	UINT8 m_status;					// status register
	int m_param_count;				// parameter count

	// FIFOs
	UINT8 m_data_fifo[80][2];		// row data FIFO
	UINT8 m_attr_fifo[40][2];		// attribute FIFO
	int m_data_fifo_pos;			// row data FIFO position
	int m_attr_fifo_pos;			// attribute FIFO position
	int m_input_fifo;				// which FIFO is in input mode

	// interrupts
	int m_mn;						// disable special character interrupt
	int m_me;						// disable end of screen interrupt
	int m_dma_mode;					// DMA mode

	// screen geometry
	int m_h;						// characters per line
	int m_b;						// cursor blink time
	int m_l;						// lines per screen
	int m_s;						// display every other line
	int m_c;						// cursor mode
	int m_r;						// lines per character
	int m_v;						// vertical blanking height
	int m_z;						// horizontal blanking width

	// attributes
	int m_at1;						//
	int m_at0;						//
	int m_sc;						//
	int m_attr;						// attributes per row
	int m_attr_blink;				// attribute blink
	int m_attr_frame;				// attribute blink frame counter

	// cursor
	int m_cm;						// cursor visible
	int m_cx;						// cursor column
	int m_cy;						// cursor row
	int m_cursor_blink;				// cursor blink
	int m_cursor_frame;				// cursor blink frame counter

	// timers
	emu_timer *m_hrtc_timer;
	emu_timer *m_vrtc_timer;
	emu_timer *m_drq_timer;
};


// device type definition
extern const device_type UPD3301;



#endif