1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
|
/****************************************************************************
* *
* Function prototypes and constants used by the TMS34061 emulator *
* *
* Created by Zsolt Vasvari on 5/26/1998. *
* Updated by Aaron Giles on 11/21/2000. *
* *
****************************************************************************/
#ifndef __TMS34061_H__
#define __TMS34061_H__
/* register constants */
enum
{
TMS34061_HORENDSYNC = 0,
TMS34061_HORENDBLNK,
TMS34061_HORSTARTBLNK,
TMS34061_HORTOTAL,
TMS34061_VERENDSYNC,
TMS34061_VERENDBLNK,
TMS34061_VERSTARTBLNK,
TMS34061_VERTOTAL,
TMS34061_DISPUPDATE,
TMS34061_DISPSTART,
TMS34061_VERINT,
TMS34061_CONTROL1,
TMS34061_CONTROL2,
TMS34061_STATUS,
TMS34061_XYOFFSET,
TMS34061_XYADDRESS,
TMS34061_DISPADDRESS,
TMS34061_VERCOUNTER,
TMS34061_REGCOUNT
};
/* interface structure */
struct tms34061_interface
{
const char *m_screen_tag; /* the screen we are acting on */
UINT8 m_rowshift; /* VRAM address is (row << rowshift) | col */
UINT32 m_vramsize; /* size of video RAM */
void (*m_interrupt)(running_machine &machine, int state); /* interrupt gen callback */
};
/* display state structure */
struct tms34061_display
{
UINT8 blanked; /* true if blanked */
UINT8 *vram; /* base of VRAM */
UINT8 *latchram; /* base of latch RAM */
UINT16 *regs; /* pointer to array of registers */
offs_t dispstart; /* display start */
};
// ======================> tms34061_device
class tms34061_device : public device_t,
public tms34061_interface
{
public:
// construction/destruction
tms34061_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
/* reads/writes to the 34061 */
UINT8 read(address_space &space, int col, int row, int func);
void write(address_space &space, int col, int row, int func, UINT8 data);
/* latch settings */
DECLARE_READ8_MEMBER( latch_r );
DECLARE_WRITE8_MEMBER( latch_w );
/* video update handling */
void get_display_state();
struct tms34061_display m_display;
protected:
// device-level overrides
virtual void device_config_complete();
virtual void device_start();
virtual void device_reset();
private:
UINT16 m_regs[TMS34061_REGCOUNT];
UINT16 m_xmask;
UINT8 m_yshift;
UINT32 m_vrammask;
UINT8 * m_vram;
UINT8 * m_latchram;
UINT8 m_latchdata;
UINT8 * m_shiftreg;
emu_timer * m_timer;
screen_device *m_screen;
void update_interrupts(void);
TIMER_CALLBACK_MEMBER( interrupt );
void register_w(address_space &space, offs_t offset, UINT8 data);
UINT8 register_r(address_space &space, offs_t offset);
void adjust_xyaddress(int offset);
void xypixel_w(address_space &space, int offset, UINT8 data);
UINT8 xypixel_r(address_space &space, int offset);
};
// device type definition
extern const device_type TMS34061;
#define MCFG_TMS34061_ADD(_tag, _interface) \
MCFG_DEVICE_ADD(_tag, TMS34061, 0) \
MCFG_DEVICE_CONFIG(_interface)
#endif
|