blob: 26a5c742d897e76add3f458e036b9f6185f68629 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
/*************************************************************************
HD63484 ACRTC
Advanced CRT Controller.
**************************************************************************/
#ifndef __HD63484_H__
#define __HD63484_H__
#include "devcb.h"
/***************************************************************************
TYPE DEFINITIONS
***************************************************************************/
DECLARE_LEGACY_DEVICE(HD63484, hd63484);
#define HD63484_RAM_SIZE 0x100000
typedef struct _hd63484_interface hd63484_interface;
struct _hd63484_interface
{
int skattva_hack;
};
/***************************************************************************
DEVICE CONFIGURATION MACROS
***************************************************************************/
#define MCFG_HD63484_ADD(_tag, _interface) \
MCFG_DEVICE_ADD(_tag, HD63484, 0) \
MCFG_DEVICE_CONFIG(_interface)
/***************************************************************************
DEVICE I/O FUNCTIONS
***************************************************************************/
READ16_DEVICE_HANDLER( hd63484_status_r );
WRITE16_DEVICE_HANDLER( hd63484_address_w );
WRITE16_DEVICE_HANDLER( hd63484_data_w );
READ16_DEVICE_HANDLER( hd63484_data_r );
READ16_DEVICE_HANDLER( hd63484_ram_r );
READ16_DEVICE_HANDLER( hd63484_regs_r );
WRITE16_DEVICE_HANDLER( hd63484_ram_w );
WRITE16_DEVICE_HANDLER( hd63484_regs_w );
#endif /* __HD63484_H__ */
|