1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
|
/****************************************************************************
TMS9901 Programmable System Interface
Overview:
TMS9901 is a support chip for TMS9900. It handles interrupts, provides
several I/O pins, and a timer (a.k.a. clock: it is merely a register which
decrements regularly and can generate an interrupt when it reaches 0).
It communicates with the TMS9900 with the CRU bus, and with the rest of the
world with a number of parallel I/O pins.
I/O and timer functions should work with any other 990/99xx/99xxx CPU.
On the other hand, interrupt handling was primarily designed for tms9900
and 99000 based systems: other CPUs can support interrupts, but not the 16
distinct interrupt vectors.
Pins:
Vcc, Vss: power supply
Phi*: system clock (connected to TMS9900 Phi3* or TMS9980 CLKOUT*)
RST1*: reset input
CRUIN, CRUOUT, CRUCLK, CE*, S0-S4: CRU bus (CPU interface)
INTREQ*, IC0-IC3: interrupt bus (CPU interface)
INT*1-INT*6: used as interrupt/input pins.
P0-P6: used as input/output pins.
INT*7/P15-INT*15/P7: used as either interrupt/input or input/output pins.
Note that a pin cannot be used simultaneously as output and as interrupt.
(This is mostly obvious, but it implies that you cannot trigger an
interrupt by setting the output state of a pin, which is not SO obvious.)
Interrupt handling:
After each clock cycle, TMS9901 latches the state of INT1*-INT15* (except
pins which are set as output pins). If the clock is enabled, it replaces
INT3* with an internal timer interrupt flag. Then it inverts the value and
performs a bit-wise AND with the interrupt mask.
If there are some unmasked interrupt bits, INTREQ* is asserted and the code
of the lowest active interrupt is placed on IC0-IC3. If these pins are
duly connected to the tms9900 INTREQ* and IC0-IC3 pins, the result is that
asserting an INTn* on tms9901 will cause a level-n interrupt request on the
tms9900, provided that this interrupt pin is not masked in tms9901, and
that no unmasked higher-priority (i.e. lower-level) interrupt pin is set.
This interrupt request lasts for as long as the interrupt pin and the
relevant bit in the interrupt mask are set (level-triggered interrupts).
(The request may be shadowed by a higher-priority interrupt request, but
it will resume when the higher-priority request ends.)
TIMER interrupts are kind of an exception, since they are not associated
with an external interrupt pin. I think there is an internal timer
interrupt flag that is set when the decrementer reaches 0, and is cleared
by a write to the 9901 int*3 enable bit ("SBO 3" in interrupt mode).
TODO:
* Emulate the RST1* input. Note that RST1* active (low) makes INTREQ*
inactive (high) with IC0-IC3 = 0.
* the clock read register is updated every time the timer decrements when
the TMS9901 is not in clock mode. This probably implies that if the
clock mode is cleared and re-asserted immediately, the tms9901 may fail
to update the clock read register: this is not emulated.
* The clock mode is entered when a 1 is written to the control bit. It is
exited when a 0 is written to the control bit or the a tms9901 select bit
greater than 15 is accessed. According to the data sheet, "when CE* is
inactive (HIGH), the PSI is not disabled from seeing the select lines.
As the CPU is accessing memory, A10-A14 could very easily have a value of
15 or greater" (this is assuming that S0-S4 are connected to A10-A14,
which makes sense with most tms9900 family members). There is no way
this "feature" (I would call it a hardware bug) can be emulated
efficiently, as we would need to watch every memory access.
MZ: According to the description in
A. Osborne, G. Kane: Osborne 16-bit microprocessor handbook
page 3-81
the 9901 only temporarily leaves the timer mode as long as S0 is set to 1.
In the meantime the timer function continues but cannot be queried. This
makes it possible to continue using the chip as a timer while working with
its I/O pins. Thus I believe the above TODO concering the exit of the timer
mode is not applicable.
The problem is that the original 9901 specification is not clear about this.
MZ: Turned to class (January 2012)
TODO: Tests on a real machine
- Set an interrupt input (e.g. keyboard for Geneve), trigger RST2*, check whether
interrupt mask has been reset
- Check whether the clock_read_register is updated whenever clock mode is exited
(in particular when S0=1, i.e. A10=1 -> addresses xxxx xxxx xx1x xxxx
requires to write a program that fits into 32 bytes; workspace elsewhere)
Raphael Nabet, 2000-2004
Michael Zapf
February 2012: Rewritten as class
*****************************************************************************/
#include <math.h>
#include "emu.h"
#include "tms9901.h"
#define VERBOSE 1
#define LOG logerror
/*
Constructor
*/
tms9901_device::tms9901_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock)
: device_t(mconfig, TMS9901, "TMS9901 Programmable System Interface", tag, owner, clock, "tms9901", __FILE__)
{
}
/*
should be called after any change to int_state or enabled_ints.
*/
void tms9901_device::field_interrupts(void)
{
int current_ints;
/* int_state: state of lines int1-int15 */
current_ints = m_int_state;
if (m_clock_register != 0)
{ /* if timer is enabled, INT3 pin is overriden by timer */
if (m_timer_int_pending)
{
if (VERBOSE>8) LOG("tms9901: timer fires\n");
current_ints |= TMS9901_INT3;
}
else
{
if (VERBOSE>8) LOG("tms9901: timer clear\n");
current_ints &= ~TMS9901_INT3;
}
}
/* enabled_ints: enabled interrupts */
/* mask out all int pins currently set as output */
current_ints &= m_enabled_ints & (~m_pio_direction_mirror);
// Check whether we have a new state. For systems that use level-triggered
// interrupts it should not do any harm if the line is re-asserted
// but we may as well avoid this.
if (current_ints == m_old_int_state)
return;
m_old_int_state = current_ints;
if (current_ints)
{
// find which interrupt tripped us:
// the number of the first (i.e. least significant) non-zero bit among
// the 16 first bits
// we simply look for the first bit set to 1 in current_ints... */
int level = 0;
while ((current_ints & 1)==0)
{
current_ints >>= 1; /* try next bit */
level++;
}
m_int_pending = true;
if (!m_interrupt.isnull())
m_interrupt(level, 1); // the offset carries the IC0-3 level
}
else
{
m_int_pending = false;
if (!m_interrupt.isnull())
m_interrupt(0xf, 0); //Spec: INTREQ*=1 <=> IC0,1,2,3 = 1111
}
}
/*
function which should be called by the driver when the state of an INTn*
pin changes (only required if the pin is set up as an interrupt pin)
state == 0: INTn* is inactive (high)
state != 0: INTn* is active (low)
0<=pin_number<=15
*/
void tms9901_device::set_single_int(int pin_number, int state)
{
/* remember new state of INTn* pin state */
if (state==ASSERT_LINE)
m_int_state |= 1 << pin_number;
else
m_int_state &= ~(1 << pin_number);
/* we do not need to always call this function - time for an optimization */
field_interrupts();
}
/*
load the content of m_clock_register into the decrementer
*/
void tms9901_device::timer_reload(void)
{
if (m_clock_register != 0)
{ /* reset clock interval */
m_decrementer_value = m_clock_register;
m_decrementer->enable(true);
}
else
{ /* clock interval == 0 -> no timer */
m_decrementer->enable(false);
}
}
/*----------------------------------------------------------------
TMS9901 CRU interface.
----------------------------------------------------------------*/
/*
Read a 8 bit chunk from tms9901.
signification:
bit 0: m_clock_mode
if (m_clock_mode == false)
bit 1-15: current status of the INT1*-INT15* pins
else
bit 1-14: current timer value
bit 15: value of the INTREQ* (interrupt request to TMS9900) pin.
bit 16-31: current status of the P0-P15 pins (quits timer mode, too...)
*/
READ8_MEMBER( tms9901_device::read )
{
int answer = 0;
offset &= 0x003;
switch (offset)
{
case 0:
if (m_clock_mode)
{ /* clock mode */
answer = ((m_clock_read_register & 0x7F) << 1) | 0x01;
}
else
{ /* interrupt mode */
// m_int_state stores the INTx values, which are inverted to the pin levels (INTx*)
answer = ((~m_int_state) & m_supported_int_mask) & 0xFF;
if (!m_read_block.isnull())
answer |= m_read_block(TMS9901_CB_INT7);
answer &= ~ m_pio_direction_mirror;
answer |= (m_pio_output_mirror & m_pio_direction_mirror) & 0xFF;
}
break;
case 1:
if (m_clock_mode)
{ /* clock mode */
answer = (m_clock_read_register & 0x3F80) >> 7;
if (!m_int_pending)
answer |= 0x80;
}
else
{ /* interrupt mode */
answer = ((~m_int_state) & m_supported_int_mask) >> 8;
if (!m_read_block.isnull())
answer |= m_read_block(TMS9901_INT8_INT15);
answer &= ~ (m_pio_direction_mirror >> 8);
answer |= (m_pio_output_mirror & m_pio_direction_mirror) >> 8;
}
break;
case 2:
/* exit timer mode */
// MZ: See comments at the beginning. I'm pretty sure this is not correct.
// m_clock_mode = false;
if (!m_read_block.isnull())
answer = m_read_block(TMS9901_P0_P7);
else
answer = 0;
answer &= ~ m_pio_direction;
answer |= (m_pio_output & m_pio_direction) & 0xFF;
break;
case 3:
// MZ: see above
// m_clock_mode = false; // exit timer mode
if (!m_read_block.isnull())
answer = m_read_block(TMS9901_P8_P15);
else
answer = 0;
answer &= ~ (m_pio_direction >> 8);
answer |= (m_pio_output & m_pio_direction) >> 8;
break;
}
return answer;
}
/*
Write 1 bit to tms9901.
signification:
bit 0: write m_clock_mode
if (!m_clock_mode)
bit 1-15: write interrupt mask register
else
bit 1-14: write timer period
bit 15: if written value == 0, soft reset (just resets all I/O pins as input)
bit 16-31: set output state of P0-P15 (and set them as output pin) (quit timer mode, too...)
*/
WRITE8_MEMBER ( tms9901_device::write )
{
data &= 1; /* clear extra bits */
offset &= 0x01F;
switch (offset)
{
case 0x00: /* write to mode bit */
if (data == 0)
{
/* we are quitting clock mode */
m_clock_mode = false;
if (VERBOSE>5) LOG("tms9901: int mode\n");
}
else
{
m_clock_mode = true;
if (VERBOSE>5) LOG("tms9901: clock mode\n");
// we are switching to clock mode: latch the current value of
// the decrementer register
if (m_clock_register != 0)
m_clock_read_register = m_decrementer_value;
else
m_clock_read_register = 0; /* timer inactive... */
}
break;
case 0x01:
case 0x02:
case 0x03:
case 0x04:
case 0x05:
case 0x06:
case 0x07:
case 0x08:
case 0x09:
case 0x0A:
case 0x0B:
case 0x0C:
case 0x0D:
case 0x0E:
// write one bit to 9901 (bits 1-14)
//
// m_clock_mode==false ? Disable/Enable an interrupt
// : Bit in clock interval
//
// offset is the index of the modified bit of register (-> interrupt number -1)
if (m_clock_mode)
{ /* modify clock interval */
int mask = 1 << ((offset & 0x0F) - 1); /* corresponding mask */
if (data)
m_clock_register |= mask; /* set bit */
else
m_clock_register &= ~mask; /* clear bit */
/* reset clock timer (page 8) */
if (VERBOSE>6) LOG("tms9901: clock register = %04x\n", m_clock_register);
timer_reload();
}
else
{ /* modify interrupt enable mask */
int mask = 1 << (offset & 0x0F); /* corresponding mask */
if (data)
m_enabled_ints |= mask; /* set bit */
else
m_enabled_ints &= ~mask; /* unset bit */
if (offset == 3)
m_timer_int_pending = false; /* SBO 3 clears pending timer interrupt (??) */
if (VERBOSE>6) LOG("tms9901: interrupts = %04x\n", m_enabled_ints);
field_interrupts(); /* changed interrupt state */
}
break;
case 0x0F:
if (m_clock_mode)
{ /* in clock mode this is the soft reset bit */
if (!data)
{ // TMS9901 soft reset (RST2*)
// Spec: "Writing a 0 to bit 15 while in the clock mode executes a soft reset on the I/O pins.
// [...] RST2* will program all ports to the input mode"
m_pio_direction = 0;
m_pio_direction_mirror = 0;
// "RST1* (power-up reset) will reset all mask bits low."
// Spec is not clear on whether the mask bits are also reset by RST2*
// TODO: Check on a real machine. (I'd guess from the text they are not touched)
m_enabled_ints = 0;
if (VERBOSE>5) LOG("tms9901: Soft reset (RST2*)\n");
}
}
else
{ /* modify interrupt enable mask */
if (data)
m_enabled_ints |= 0x4000; /* set bit */
else
m_enabled_ints &= ~0x4000; /* unset bit */
if (VERBOSE>6) LOG("tms9901: interrupts = %04x\n", m_enabled_ints);
field_interrupts(); /* changed interrupt state */
}
break;
case 0x10:
case 0x11:
case 0x12:
case 0x13:
case 0x14:
case 0x15:
case 0x16:
case 0x17:
case 0x18:
case 0x19:
case 0x1A:
case 0x1B:
case 0x1C:
case 0x1D:
case 0x1E:
case 0x1F:
int pin = offset & 0x0F;
if (VERBOSE>6) LOG("tms9901: output on P%d = %d\n", pin, data);
int mask = (1 << pin);
// MZ: see above - I think this is wrong
// m_clock_mode = false; // exit timer mode
m_pio_direction |= mask; /* set up as output pin */
if (data)
m_pio_output |= mask;
else
m_pio_output &= ~mask;
if (pin >= 7)
{ /* pins P7-P15 are mirrored as INT15*-INT7* */
int pin2 = 22 - pin;
int mask2 = (1 << pin2);
m_pio_direction_mirror |= mask2; /* set up as output pin */
if (data)
m_pio_output_mirror |= mask2;
else
m_pio_output_mirror &= ~ mask2;
}
if (!m_write_line[pin].isnull())
(m_write_line[pin])(data);
break;
}
}
/*
Timer callback
Decrementer counts down the value set in clock mode; when it reaches 0,
raises an interrupt and resets to the start value
The decrementer works as long as the clock_register contains a non-zero value.
*/
void tms9901_device::device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr)
{
if (id==DECREMENTER) // we have only that one
{
m_decrementer_value--;
if (VERBOSE>6) LOG("tms9901: decrementer = %d\n", m_decrementer_value);
if (m_decrementer_value<=0)
{
m_timer_int_pending = true; // decrementer interrupt requested
field_interrupts();
m_decrementer_value = m_clock_register;
}
}
}
/*-------------------------------------------------
DEVICE_STOP( tms9901 )
-------------------------------------------------*/
void tms9901_device::device_stop(void)
{
}
/*-------------------------------------------------
DEVICE_RESET( tms9901 )
-------------------------------------------------*/
void tms9901_device::device_reset(void)
{
m_timer_int_pending = false;
m_enabled_ints = 0;
m_pio_direction = 0;
m_pio_direction_mirror = 0;
m_pio_output = m_pio_output_mirror = 0;
m_int_state = 0;
m_old_int_state = -1;
field_interrupts();
m_clock_mode = false;
m_clock_register = 0;
timer_reload();
}
/*-------------------------------------------------
DEVICE_START( tms9901 )
-------------------------------------------------*/
void tms9901_device::device_start(void)
{
const tms9901_interface *intf = reinterpret_cast<const tms9901_interface *>(static_config());
m_supported_int_mask = intf->interrupt_mask;
m_decrementer = timer_alloc(DECREMENTER);
m_decrementer->adjust(attotime::from_hz(clock() / 64.), 0, attotime::from_hz(clock() / 64.));
m_decrementer->enable(false);
m_read_block.resolve(intf->read_handler, *this);
for (int i=0; i < 16; i++)
{
m_write_line[i].resolve(intf->write_handler[i], *this);
}
m_interrupt.resolve(intf->interrupt_callback, *this);
m_clock_register = 0;
}
const device_type TMS9901 = &device_creator<tms9901_device>;
|