blob: 4084140cb9fa613195845d125181c3ad43cd027f (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
/***************************************************************************
Konami 056230
***************************************************************************/
#pragma once
#ifndef __K056230_H__
#define __K056230_H__
#include "emu.h"
/***************************************************************************
DEVICE CONFIGURATION MACROS
***************************************************************************/
#define MCFG_K056230_ADD(_tag, _config) \
MCFG_DEVICE_ADD(_tag, K056230, 0) \
MCFG_DEVICE_CONFIG(_config)
/***************************************************************************
TYPE DEFINITIONS
***************************************************************************/
// ======================> k056230_interface
struct k056230_interface
{
const char *m_cpu_tag;
bool m_is_thunderh;
};
// ======================> k056230_device
class k056230_device : public device_t,
public k056230_interface
{
public:
// construction/destruction
k056230_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
DECLARE_READ32_MEMBER(lanc_ram_r);
DECLARE_WRITE32_MEMBER(lanc_ram_w);
DECLARE_READ8_MEMBER(k056230_r);
DECLARE_WRITE8_MEMBER(k056230_w);
static TIMER_CALLBACK( network_irq_clear_callback );
protected:
// device-level overrides
virtual void device_config_complete();
virtual void device_start();
virtual void device_reset() { }
virtual void device_post_load() { }
virtual void device_clock_changed() { }
private:
void network_irq_clear();
device_t *m_cpu;
UINT32 m_ram[0x2000];
};
// device type definition
extern const device_type K056230;
#endif /* __K056230_H__ */
|