blob: 8a1f352f063ea2238ebb5c9d5d0098ff18cd19a1 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
/** Konami 053252 **/
/* CRT and interrupt control unit */
#pragma once
#ifndef __K053252_H__
#define __K053252_H__
#include "devlegcy.h"
class k053252_device : public device_t
{
public:
k053252_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
~k053252_device() { global_free(m_token); }
// access to legacy token
void *token() const { assert(m_token != NULL); return m_token; }
protected:
// device-level overrides
virtual void device_config_complete();
virtual void device_start();
virtual void device_reset();
private:
// internal state
void *m_token;
};
extern const device_type K053252;
struct k053252_interface
{
const char *screen;
devcb_write_line int1_en;
devcb_write_line int2_en;
devcb_write_line int1_ack;
devcb_write_line int2_ack;
// devcb_write8 int_time;
int offsx;
int offsy;
};
#define MCFG_K053252_ADD(_tag, _clock, _interface) \
MCFG_DEVICE_ADD(_tag, K053252, _clock) \
MCFG_DEVICE_CONFIG(_interface)
/** Konami 053252 **/
/* CRT and interrupt control unit */
DECLARE_READ8_DEVICE_HANDLER( k053252_r ); // CCU registers
DECLARE_WRITE8_DEVICE_HANDLER( k053252_w );
#endif /* __K033906_H__ */
|