summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/machine/i8271.c
blob: f446d87862cc26662eb97479fc9109a053c13f3c (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
/* Intel 8271 Floppy Disc Controller */
/* used in BBC Micro B,Acorn Atom */
/* Jun 2000. Kev Thacker */

/* TODO:

    - Scan commands
    - Check the commands work properly using a BBC disc copier program
    - check if 0 is specified as number of sectors, how many sectors
    is actually transfered
    - deleted data functions (error if data finds deleted data?)
*/


#include "emu.h"
#include "i8271.h"

/* data request */
#define I8271_FLAGS_DATA_REQUEST 0x01
/* data direction. If 0x02, then it is from fdc to cpu, else
it is from cpu to fdc */
#define I8271_FLAGS_DATA_DIRECTION 0x02

enum I8271_STATE_t
{
	I8271_STATE_EXECUTION_READ = 0,
	I8271_STATE_EXECUTION_WRITE
};

/* commands accepted */
#define I8271_COMMAND_SPECIFY                                       0x035
#define I8271_COMMAND_SEEK                                          0x029
#define I8271_COMMAND_READ_DRIVE_STATUS                             0x02c
#define I8271_COMMAND_READ_SPECIAL_REGISTER                         0x03d
#define I8271_COMMAND_WRITE_SPECIAL_REGISTER                        0x03a
#define I8271_COMMAND_FORMAT                                        0x023
#define I8271_COMMAND_READ_ID                                       0x01b
#define I8271_COMMAND_READ_DATA_SINGLE_RECORD                       0x012
#define I8271_COMMAND_READ_DATA_AND_DELETED_DATA_SINGLE_RECORD      0x016
#define I8271_COMMAND_WRITE_DATA_SINGLE_RECORD                      0x00a
#define I8271_COMMAND_WRITE_DELETED_DATA_SINGLE_RECORD              0x00e
#define I8271_COMMAND_VERIFY_DATA_AND_DELETED_DATA_SINGLE_RECORD    0x01e
#define I8271_COMMAND_READ_DATA_MULTI_RECORD                        0x013
#define I8271_COMMAND_READ_DATA_AND_DELETED_DATA_MULTI_RECORD       0x017
#define I8271_COMMAND_WRITE_DATA_MULTI_RECORD                       0x00b
#define I8271_COMMAND_WRITE_DELETED_DATA_MULTI_RECORD               0x00f
#define I8271_COMMAND_VERIFY_DATA_AND_DELETED_DATA_MULTI_RECORD     0x01f
#define I8271_COMMAND_SCAN_DATA                                     0x000
#define I8271_COMMAND_SCAN_DATA_AND_DELETED_DATA                    0x004

/*
#define I8271_COMMAND_READ_OPERATION                            (1<<4)
#define I8271_COMMAND_DELETED_DATA                              (1<<2)
#define I8271_COMMAND_MULTI_RECORD                              (1<<0)
*/



/* first parameter for specify command */
#define I8271_SPECIFY_INITIALIZATION                                0x0d
#define I8271_SPECIFY_LOAD_BAD_TRACKS_SURFACE_0                     0x010
#define I8271_SPECIFY_LOAD_BAD_TRACKS_SURFACE_1                     0x018

/* first parameter for read/write special register */
#define I8271_SPECIAL_REGISTER_SCAN_SECTOR_NUMBER                   0x06
#define I8271_SPECIAL_REGISTER_SCAN_MSB_OF_COUNT                    0x014
#define I8271_SPECIAL_REGISTER_SCAN_LSB_OF_COUNT                    0x013
#define I8271_SPECIAL_REGISTER_SURFACE_0_CURRENT_TRACK              0x012
#define I8271_SPECIAL_REGISTER_SURFACE_1_CURRENT_TRACK              0x01a
#define I8271_SPECIAL_REGISTER_MODE_REGISTER                        0x017
#define I8271_SPECIAL_REGISTER_DRIVE_CONTROL_OUTPUT_PORT            0x023
#define I8271_SPECIAL_REGISTER_DRIVE_CONTROL_INPUT_PORT             0x022
#define I8271_SPECIAL_REGISTER_SURFACE_0_BAD_TRACK_1                0x010
#define I8271_SPECIAL_REGISTER_SURFACE_0_BAD_TRACK_2                0x011
#define I8271_SPECIAL_REGISTER_SURFACE_1_BAD_TRACK_1                0x018
#define I8271_SPECIAL_REGISTER_SURFACE_1_BAD_TRACK_2                0x019


/* status register bits */
#define I8271_STATUS_COMMAND_BUSY   0x080
#define I8271_STATUS_COMMAND_FULL   0x040
#define I8271_STATUS_PARAMETER_FULL 0x020
#define I8271_STATUS_RESULT_FULL    0x010
#define I8271_STATUS_INT_REQUEST    0x008
#define I8271_STATUS_NON_DMA_REQUEST    0x004

#define VERBOSE 0

#define LOG(x) do { if (VERBOSE) logerror x; } while (0)
#define FDC_LOG(x) do { if (VERBOSE) logerror("I8271: %s\n",x); } while (0)
#define FDC_LOG_COMMAND(x) do { if (VERBOSE) logerror("I8271: COMMAND %s\n",x); } while (0)


/* Device Interface */

const device_type I8271 = &device_creator<i8271_device>;

i8271_device::i8271_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock)
	: device_t(mconfig, I8271, "Intel 8271", tag, owner, clock, "i8271", __FILE__),
	m_write_irq(*this),
	m_write_drq(*this),
	m_flags(0),
	m_state(0),
	m_Command(0),
	m_StatusRegister(0),
	m_CommandRegister(0),
	m_ResultRegister(0),
	m_ParameterRegister(0),
	m_ResetRegister(0),
	m_data(0),
	m_ParameterCount(0),
	m_ParameterCountWritten(0),
	m_Mode(0),
	m_drive(0),
	m_side(0),
	m_drive_control_output(0),
	m_drive_control_input(0),
	m_StepRate(0),
	m_HeadSettlingTime(0),
	m_IndexCountBeforeHeadUnload(0),
	m_HeadLoadTime(0),
	//m_ID_C(0),
	//m_ID_H(0),
	m_ID_R(0),
	m_ID_N(0),
	m_data_id(0),
	m_ExecutionPhaseTransferCount(0),
	m_ExecutionPhaseCount(0),
	m_Counter(0)
	//m_data_direction(0)
{
	for (int i = 0; i < 8; i++ )
	{
		m_CommandParameters[i] = 0;
	}
	
	for (int i = 0; i < 2; i++ )
	{
		m_CurrentTrack[i] = 0;
	}
	
	for (int i = 0; i < 4; i++ )
	{
		m_BadTracks[i] = 0;
	}
}

//-------------------------------------------------
//  device_config_complete - perform any
//  operations now that the configuration is
//  complete
//-------------------------------------------------

void i8271_device::device_config_complete()
{
	// inherit a copy of the static data
	const i8271_interface *intf = reinterpret_cast<const i8271_interface *>(static_config());
	if (intf != NULL)
			*static_cast<i8271_interface *>(this) = *intf;

	// or initialize to defaults if none provided
	else
	{
		m_floppy_drive_tags[0] = "";
		m_floppy_drive_tags[1] = "";
	}
}

//-------------------------------------------------
//  device_start - device-specific startup
//-------------------------------------------------

void i8271_device::device_start()
{
	m_write_irq.resolve_safe();
	m_write_drq.resolve_safe();

	m_data_timer = timer_alloc(TIMER_DATA_CALLBACK);
	m_command_complete_timer = timer_alloc(TIMER_TIMED_COMMAND_COMPLETE);
	m_drive = 0;
	m_pExecutionPhaseData = auto_alloc_array(machine(), char, 0x4000);

	// register for state saving
	/*save_item(NAME(m_flags));
	save_item(NAME(m_state));
	save_item(NAME(m_Command));
	save_item(NAME(m_StatusRegister));
	save_item(NAME(m_CommandRegister));
	save_item(NAME(m_ResultRegister));
	save_item(NAME(m_ParameterRegister));
	save_item(NAME(m_ResetRegister));
	save_item(NAME(m_data));
	//save_item(NAME(m_ParameterCount));
	//save_item(NAME(m_ParameterCountWritten));
	save_item(NAME(m_CommandParameters));
	//save_item(NAME(m_CurrentTrack));
	//save_item(NAME(m_BadTracks));
	//save_item(NAME(m_Mode));
	save_item(NAME(m_drive));
	save_item(NAME(m_side));
	save_item(NAME(m_drive_control_output));
	save_item(NAME(m_drive_control_input));
	//save_item(NAME(m_StepRate));
	//save_item(NAME(m_HeadSettlingTime));
	//save_item(NAME(m_IndexCountBeforeHeadUnload));
	//save_item(NAME(m_HeadLoadTime));
	save_item(NAME(m_ID_C));
	save_item(NAME(m_ID_H));
	save_item(NAME(m_ID_R));
	save_item(NAME(m_ID_N));
	save_item(NAME(m_data_id));
	save_item(NAME(m_ExecutionPhaseTransferCount));
	save_item(NAME(m_ExecutionPhaseCount));
	save_item(NAME(m_Counter));
	save_item(NAME(m_data_direction));
	save_pointer(NAME(m_pExecutionPhaseData), 0x4000);*/
}

//-------------------------------------------------
//  device_reset - device-specific reset
//-------------------------------------------------

void i8271_device::device_reset()
{
	m_StatusRegister = 0;  //I8271_STATUS_INT_REQUEST | I8271_STATUS_NON_DMA_REQUEST;
	m_Mode = 0x0c0; /* bits 0, 1 are initialized to zero */
	m_ParameterCountWritten = 0;
	m_ParameterCount = 0;

	/* if timer is active remove */
	m_command_complete_timer->reset();
	m_data_timer->reset();

	/* clear irq */
	set_irq_state(0);
	/* clear dma */
	set_dma_drq();
}

legacy_floppy_image_device *i8271_device::current_image()
{
	if (m_floppy_drive_tags[m_drive]!=NULL) {
		return machine().device<legacy_floppy_image_device>(m_floppy_drive_tags[m_drive]);
	} else {
		return NULL;
	}
}


void i8271_device::seek_to_track(int track)
{
	legacy_floppy_image_device *img = current_image();
	if (track==0)
	{
		/* seek to track 0 */
		unsigned char StepCount = 0x0ff;

		/*logerror("step\n"); */

		/* track 0 not set, not seeked more than 255 tracks */
		while (img->floppy_tk00_r() && (StepCount != 0))
		{
/*            logerror("step\n"); */
			StepCount--;
			img->floppy_drive_seek(-1);
		}

		m_CurrentTrack[m_drive] = 0;

		/* failed to find track 0? */
		if (StepCount==0)
		{
			/* Completion Type: operator intervation probably required for recovery */
			/* Completion code: track 0 not found */
			m_ResultRegister |= (2<<3) | 2<<1;
		}

		/* step out - towards track 0 */
		m_drive_control_output &=~(1<<2);
	}
	else
	{
		signed int SignedTracks;

		/* calculate number of tracks to seek */
		SignedTracks = track - m_CurrentTrack[m_drive];

		/* step towards 0 */
		m_drive_control_output &= ~(1<<2);

		if (SignedTracks>0)
		{
			/* step away from 0 */
			m_drive_control_output |= (1<<2);
		}


		/* seek to track 0 */
		img->floppy_drive_seek(SignedTracks);

		m_CurrentTrack[m_drive] = track;
	}
}

void i8271_device::device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr)
{
	switch (id)
	{
	case TIMER_DATA_CALLBACK:
		/* ok, trigger data request now */
		data_request();

		/* stop it */
		m_data_timer->reset();
		break;
		
	case TIMER_TIMED_COMMAND_COMPLETE:
		command_complete(1,1);

		/* stop it, but don't allow it to be free'd */
		m_command_complete_timer->reset();
		break;
		
	default:
		break;
	}
}
	
/* setup a timed data request - data request will be triggered in a few usecs time */
void i8271_device::timed_data_request()
{
	int usecs;
	/* 64 for single density */
	usecs = 64;

	/* set timers */
	m_command_complete_timer->reset();
	m_data_timer->adjust(attotime::from_usec(usecs));
}


/* setup a irq to occur 128us later - in reality this would be much later, because the int would
come after reading the two CRC bytes at least! This function is used when a irq is required at
command completion. Required for read data and write data, where last byte could be missed! */
void i8271_device::timed_command_complete()
{
	int usecs;
	
	/* 64 for single density - 2 crc bytes later*/
	usecs = 64*2;

	/* set timers */
	m_data_timer->reset();
	m_command_complete_timer->adjust(attotime::from_usec(usecs));
}

void i8271_device::set_irq_state(int state)
{
	m_StatusRegister &= ~I8271_STATUS_INT_REQUEST;
	if (state)
	{
		m_StatusRegister |= I8271_STATUS_INT_REQUEST;
	}

	m_write_irq((m_StatusRegister & I8271_STATUS_INT_REQUEST) ? ASSERT_LINE : CLEAR_LINE);
}

void i8271_device::set_dma_drq()
{
	m_write_drq((m_flags & I8271_FLAGS_DATA_REQUEST) ? 1 : 0);
}

void i8271_device::load_bad_tracks(int surface)
{
	m_BadTracks[(surface<<1) + 0] = m_CommandParameters[1];
	m_BadTracks[(surface<<1) + 1] = m_CommandParameters[2];
	m_CurrentTrack[surface] = m_CommandParameters[3];
}

void i8271_device::write_bad_track(int surface, int track, int data)
{
	m_BadTracks[(surface<<1) + (track-1)] = data;
}

void i8271_device::write_current_track(int surface, int track)
{
	m_CurrentTrack[surface] = track;
}

int i8271_device::read_current_track(int surface)
{
	return m_CurrentTrack[surface];
}

int i8271_device::read_bad_track(int surface, int track)
{
	return m_BadTracks[(surface<<1) + (track-1)];
}

void i8271_device::get_drive()
{
	/* &40 = drive 0 side 0 */
	/* &80 = drive 1 side 0 */



	if (m_CommandRegister & (1<<6))
	{
		m_drive = 0;
	}

	if (m_CommandRegister & (1<<7))
	{
		m_drive = 1;
	}

}

void i8271_device::check_all_parameters_written()
{
	if (m_ParameterCount == m_ParameterCountWritten)
	{
		m_StatusRegister &= ~I8271_STATUS_COMMAND_FULL;

		command_execute();
	}
}


void i8271_device::update_state()
{
	switch (m_state)
	{
		/* fdc reading data and passing it to cpu which must read it */
		case I8271_STATE_EXECUTION_READ:
		{
	//      /* if data request has been cleared, i.e. caused by a read of the register */
	//      if ((m_flags & I8271_FLAGS_DATA_REQUEST)==0)
			{
				/* setup data with byte */
				m_data = m_pExecutionPhaseData[m_ExecutionPhaseCount];

/*              logerror("read data %02x\n", m_data); */

				/* update counters */
				m_ExecutionPhaseCount++;
				m_ExecutionPhaseTransferCount--;

			//  logerror("Count: %04x\n", m_ExecutionPhaseCount);
			//  logerror("Remaining: %04x\n", m_ExecutionPhaseTransferCount);

				/* completed? */
				if (m_ExecutionPhaseTransferCount==0)
				{
					/* yes */

			//      logerror("sector read complete!\n");
					/* continue command */
					command_continue();
				}
				else
				{
					/* no */

					/* issue data request */
					timed_data_request();
				}
			}
		}
		break;

		/* fdc reading data and passing it to cpu which must read it */
		case I8271_STATE_EXECUTION_WRITE:
		{
			/* setup data with byte */
			m_pExecutionPhaseData[m_ExecutionPhaseCount] = m_data;
			/* update counters */
			m_ExecutionPhaseCount++;
			m_ExecutionPhaseTransferCount--;

			/* completed? */
			if (m_ExecutionPhaseTransferCount==0)
			{
				/* yes */

				/* continue command */
				command_continue();
			}
			else
			{
				/* no */

				/* issue data request */
				timed_data_request();
			}
		}
		break;

		default:
			break;
	}
}

void i8271_device::initialise_execution_phase_read(int transfer_size)
{
	/* read */
	m_flags |= I8271_FLAGS_DATA_DIRECTION;
	m_ExecutionPhaseCount = 0;
	m_ExecutionPhaseTransferCount = transfer_size;
	m_state = I8271_STATE_EXECUTION_READ;
}


void i8271_device::initialise_execution_phase_write(int transfer_size)
{
	/* write */
	m_flags &= ~I8271_FLAGS_DATA_DIRECTION;
	m_ExecutionPhaseCount = 0;
	m_ExecutionPhaseTransferCount = transfer_size;
	m_state = I8271_STATE_EXECUTION_WRITE;
}

/* for data transfers */
void i8271_device::data_request()
{
	m_flags |= I8271_FLAGS_DATA_REQUEST;

	if ((m_Mode & 0x01)!=0)
	{
		/* non-dma */
		m_StatusRegister |= I8271_STATUS_NON_DMA_REQUEST;
		/* set int */
		set_irq_state(1);
	}
	else
	{
		/* dma */
		m_StatusRegister &= ~I8271_STATUS_NON_DMA_REQUEST;

		set_dma_drq();
	}
}

void i8271_device::command_complete(int result, int int_rq)
{
	/* not busy, and not a execution phase data request in non-dma mode */
	m_StatusRegister &= ~(I8271_STATUS_COMMAND_BUSY | I8271_STATUS_NON_DMA_REQUEST);

	if (result)
	{
		m_StatusRegister |= I8271_STATUS_RESULT_FULL;
	}

	if (int_rq)
	{
		/* trigger an int */
		set_irq_state(1);
	}

	/* correct?? */
	m_drive_control_output &=~1;
}


/* for data transfers */
void i8271_device::clear_data_request()
{
	m_flags &= ~I8271_FLAGS_DATA_REQUEST;

	if ((m_Mode & 0x01)!=0)
	{
		/* non-dma */
		m_StatusRegister &= ~I8271_STATUS_NON_DMA_REQUEST;
		/* set int */
		set_irq_state(0);
	}
	else
	{
		/* dma */
		set_dma_drq();
	}
}


void i8271_device::command_continue()
{
	switch (m_Command)
	{
		case I8271_COMMAND_READ_DATA_MULTI_RECORD:
		case I8271_COMMAND_READ_DATA_SINGLE_RECORD:
		{
			/* completed all sectors? */
			m_Counter--;
			/* increment sector id */
			m_ID_R++;

			/* end command? */
			if (m_Counter==0)
			{
				timed_command_complete();
				return;
			}

			do_read();
		}
		break;

		case I8271_COMMAND_WRITE_DATA_MULTI_RECORD:
		case I8271_COMMAND_WRITE_DATA_SINGLE_RECORD:
		{
			/* put the buffer to the sector */
			current_image()->floppy_drive_write_sector_data(m_side, m_data_id, m_pExecutionPhaseData, 1<<(m_ID_N+7),0);

			/* completed all sectors? */
			m_Counter--;
			/* increment sector id */
			m_ID_R++;

			/* end command? */
			if (m_Counter==0)
			{
				timed_command_complete();
				return;
			}

			do_write();
		}
		break;

		case I8271_COMMAND_READ_ID:
		{
			m_Counter--;

			if (m_Counter==0)
			{
				timed_command_complete();
				return;
			}

			do_read_id();
		}
		break;

		default:
			break;
	}
}

void i8271_device::do_read()
{
	/* find the sector */
	if (find_sector())
	{
		/* get the sector into the buffer */
		current_image()->floppy_drive_read_sector_data(m_side, m_data_id, m_pExecutionPhaseData, 1<<(m_ID_N+7));

		/* initialise for reading */
		initialise_execution_phase_read(1<<(m_ID_N+7));

		/* update state - gets first byte and triggers a data request */
		timed_data_request();
		return;
	}
	LOG(("error getting sector data\n"));

	timed_command_complete();
}

void i8271_device::do_read_id()
{
	chrn_id id;
	
	/* get next id from disc */
	current_image()->floppy_drive_get_next_id(m_side,&id);

	m_pExecutionPhaseData[0] = id.C;
	m_pExecutionPhaseData[1] = id.H;
	m_pExecutionPhaseData[2] = id.R;
	m_pExecutionPhaseData[3] = id.N;

	initialise_execution_phase_read(4);
}


void i8271_device::do_write()
{
	/* find the sector */
	if (find_sector())
	{
		/* initialise for reading */
		initialise_execution_phase_write(1<<(m_ID_N+7));

		/* update state - gets first byte and triggers a data request */
		timed_data_request();
		return;
	}
	LOG(("error getting sector data\n"));

	timed_command_complete();
}



int i8271_device::find_sector()
{
	legacy_floppy_image_device *img = current_image();
//  int track_count_attempt;

//  track_count_attempt
	/* find sector within one revolution of the disc - 2 index pulses */

	/* number of times we have seen index hole */
	int index_count = 0;

	/* get sector id's */
	do
	{
		chrn_id id;

		/* get next id from disc */
		if (img->floppy_drive_get_next_id(m_side,&id))
		{
			/* tested on Amstrad CPC - All bytes must match, otherwise
			a NO DATA error is reported */
			if (id.R == m_ID_R)
			{
				/* TODO: Is this correct? What about bad tracks? */
				if (id.C == m_CurrentTrack[m_drive])
				{
					m_data_id = id.data_id;
					return 1;
				}
				else
				{
					/* TODO: if track doesn't match, the real 8271 does a step */


					return 0;
				}
			}
		}

			/* index set? */
		if (img->floppy_drive_get_flag_state(FLOPPY_DRIVE_INDEX))
		{
			index_count++;
		}

	}
	while (index_count!=2);

	/* completion type: command/drive error */
	/* completion code: sector not found */
	m_ResultRegister |= (3<<3);

	return 0;
}

void i8271_device::command_execute()
{
	legacy_floppy_image_device *img = current_image();

	/* clear it = good completion status */
	/* this will be changed if anything bad happens! */
	m_ResultRegister = 0;

	switch (m_Command)
	{
		case I8271_COMMAND_SPECIFY:
		{
			switch (m_CommandParameters[0])
			{
				case 0x0d:
				{
					LOG(("Initialization\n"));
					m_StepRate = m_CommandParameters[1];
					m_HeadSettlingTime = m_CommandParameters[2];
					m_IndexCountBeforeHeadUnload = (m_CommandParameters[3]>>4) & 0x0f;
					m_HeadLoadTime = (m_CommandParameters[3] & 0x0f);
				}
				break;

				case 0x010:
				{
					LOG(("Load bad Tracks Surface 0\n"));
					load_bad_tracks(0);

				}
				break;

				case 0x018:
				{
					LOG(("Load bad Tracks Surface 1\n"));
					load_bad_tracks(1);

				}
				break;
			}

			/* no result */
			command_complete(0,0);
		}
		break;

		case I8271_COMMAND_READ_SPECIAL_REGISTER:
		{
			/* unknown - what is read when a special register that isn't allowed is specified? */
			int data = 0x0ff;

			switch (m_CommandParameters[0])
			{
				case I8271_SPECIAL_REGISTER_MODE_REGISTER:
				{
					data = m_Mode;
				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_0_CURRENT_TRACK:
				{
					data = read_current_track(0);

				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_1_CURRENT_TRACK:
				{
					data = read_current_track(1);
				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_0_BAD_TRACK_1:
				{
					data = read_bad_track(0,1);
				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_0_BAD_TRACK_2:
				{
					data = read_bad_track(0,2);
				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_1_BAD_TRACK_1:
				{
					data = read_bad_track(1,1);
				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_1_BAD_TRACK_2:
				{
					data = read_bad_track(1,2);
				}
				break;

				case I8271_SPECIAL_REGISTER_DRIVE_CONTROL_OUTPUT_PORT:
				{
					FDC_LOG_COMMAND("Read Drive Control Output port\n");

					get_drive();

					/* assumption: select bits reflect the select bits from the previous
					command. i.e. read drive status */
					data = (m_drive_control_output & ~0x0c0)
						| (m_CommandRegister & 0x0c0);


				}
				break;

				case I8271_SPECIAL_REGISTER_DRIVE_CONTROL_INPUT_PORT:
				{
					/* bit 7: not used */
					/* bit 6: ready 1 */
					/* bit 5: write fault */
					/* bit 4: index */
					/* bit 3: wr prot */
					/* bit 2: rdy 0 */
					/* bit 1: track 0 */
					/* bit 0: cnt/opi */

					FDC_LOG_COMMAND("Read Drive Control Input port\n");


					m_drive_control_input = (1<<6) | (1<<2);

					/* bit 3 = 0 if write protected */
					m_drive_control_input |= img->floppy_wpt_r() << 3;

					/* bit 1 = 0 if head at track 0 */
					m_drive_control_input |= img->floppy_tk00_r() << 1;

					/* need to setup this register based on drive selected */
					data = m_drive_control_input;
				}
				break;

			}

			m_ResultRegister = data;

			command_complete(1,0);
		}
		break;


		case I8271_COMMAND_WRITE_SPECIAL_REGISTER:
		{
			switch (m_CommandParameters[0])
			{
				case I8271_SPECIAL_REGISTER_MODE_REGISTER:
				{
					/* TODO: Check bits 6-7 and 5-2 are valid */
					m_Mode = m_CommandParameters[1];

					if (m_Mode & 0x01)
					{
						LOG(("Mode: Non-DMA\n"));
					}
					else
					{
						LOG(("Mode: DMA\n"));
					}

					if (m_Mode & 0x02)
					{
						LOG(("Single actuator\n"));
					}
					else
					{
						LOG(("Double actuator\n"));
					}
				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_0_CURRENT_TRACK:
				{
					LOG(("Surface 0 Current Track\n"));
					write_current_track(0, m_CommandParameters[1]);
				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_1_CURRENT_TRACK:
				{
					LOG(("Surface 1 Current Track\n"));
					write_current_track(1, m_CommandParameters[1]);
				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_0_BAD_TRACK_1:
				{
					LOG(("Surface 0 Bad Track 1\n"));
					write_bad_track(0, 1, m_CommandParameters[1]);
				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_0_BAD_TRACK_2:
				{
					LOG(("Surface 0 Bad Track 2\n"));
					write_bad_track(0, 2,m_CommandParameters[1]);
				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_1_BAD_TRACK_1:
				{
					LOG(("Surface 1 Bad Track 1\n"));


					write_bad_track(1, 1, m_CommandParameters[1]);
				}
				break;

				case I8271_SPECIAL_REGISTER_SURFACE_1_BAD_TRACK_2:
				{
					LOG(("Surface 1 Bad Track 2\n"));

					write_bad_track(1, 2, m_CommandParameters[1]);
				}
				break;

				case I8271_SPECIAL_REGISTER_DRIVE_CONTROL_OUTPUT_PORT:
				{
//                  /* get drive selected */
//                  m_drive = (m_CommandParameters[1]>>6) & 0x03;

					FDC_LOG_COMMAND("Write Drive Control Output port\n");


					if (m_CommandParameters[1] & 0x01)
					{
						LOG(("Write Enable\n"));
					}
					if (m_CommandParameters[1] & 0x02)
					{
						LOG(("Seek/Step\n"));
					}
					if (m_CommandParameters[1] & 0x04)
					{
						LOG(("Direction\n"));
					}
					if (m_CommandParameters[1] & 0x08)
					{
						LOG(("Load Head\n"));
					}
					if (m_CommandParameters[1] & 0x010)
					{
						LOG(("Low head current\n"));
					}
					if (m_CommandParameters[1] & 0x020)
					{
						LOG(("Write Fault Reset\n"));
					}

					LOG(("Select %02x\n", (m_CommandParameters[1] & 0x0c0)>>6));

					/* get drive */
					get_drive();

					/* on bbc dfs 09 this is the side select output */
					m_side = (m_CommandParameters[1]>>5) & 0x01;

					/* load head - on mini-sized drives this turns on the disc motor,
					on standard-sized drives this loads the head and turns the motor on */
					img->floppy_mon_w(!BIT(m_CommandParameters[1], 3));
					img->floppy_drive_set_ready_state(1, 1);

					/* step pin changed? if so perform a step in the direction indicated */
					if (((m_drive_control_output^m_CommandParameters[1]) & (1<<1))!=0)
					{
						/* step pin changed state? */

						if ((m_CommandParameters[1] & (1<<1))!=0)
						{
							signed int signed_tracks;

							if ((m_CommandParameters[1] & (1<<2))!=0)
							{
								signed_tracks = 1;
							}
							else
							{
								signed_tracks = -1;
							}

							img->floppy_drive_seek(signed_tracks);
						}
					}

					m_drive_control_output = m_CommandParameters[1];


				}
				break;

				case I8271_SPECIAL_REGISTER_DRIVE_CONTROL_INPUT_PORT:
				{
					FDC_LOG_COMMAND("Write Drive Control Input port\n");

					//                  m_drive_control_input = m_CommandParameters[1];
				}
				break;

			}

			/* write doesn't supply a result */
			command_complete(0,0);
		}
		break;

		case I8271_COMMAND_READ_DRIVE_STATUS:
		{
			unsigned char status;

			get_drive();

			/* no write fault */
			status = 0;

			status |= (1<<2) | (1<<6);

			/* these two do not appear to be set at all! ?? */

			if (m_floppy_drive_tags[0]!=NULL) {
				if (machine().device<legacy_floppy_image_device>(m_floppy_drive_tags[0])->floppy_drive_get_flag_state(FLOPPY_DRIVE_READY))
				{
					status |= (1<<2);
				}
			}

			if (m_floppy_drive_tags[1]!=NULL) {
				if (machine().device<legacy_floppy_image_device>(m_floppy_drive_tags[1])->floppy_drive_get_flag_state(FLOPPY_DRIVE_READY))
				{
					status |= (1<<6);
				}
			}

			/* bit 3 = 1 if write protected */
			status |= !img->floppy_wpt_r() << 3;

			/* bit 1 = 1 if head at track 0 */
			status |= !img->floppy_tk00_r() << 1;

			m_ResultRegister = status;
			command_complete(1,0);

		}
		break;

		case I8271_COMMAND_SEEK:
		{
			get_drive();


			seek_to_track(m_CommandParameters[0]);

			/* check for bad seek */
			timed_command_complete();

		}
		break;

		case I8271_COMMAND_READ_DATA_MULTI_RECORD:
		{
			/* N value as stored in ID field */
			m_ID_N = (m_CommandParameters[2]>>5) & 0x07;

			/* starting sector id */
			m_ID_R = m_CommandParameters[1];

			/* number of sectors to transfer */
			m_Counter = m_CommandParameters[2] & 0x01f;


			FDC_LOG_COMMAND("READ DATA MULTI RECORD");

			LOG(("Sector Count: %02x\n", m_Counter));
			LOG(("Track: %02x\n",m_CommandParameters[0]));
			LOG(("Sector: %02x\n", m_CommandParameters[1]));
			LOG(("Sector Length: %02x bytes\n", 1<<(m_ID_N+7)));

			get_drive();

			if (!img->floppy_drive_get_flag_state(FLOPPY_DRIVE_READY))
			{
				/* Completion type: operation intervention probably required for recovery */
				/* Completion code: Drive not ready */
				m_ResultRegister = (2<<3);
				timed_command_complete();
			}
			else
			{
				seek_to_track(m_CommandParameters[0]);


				do_read();
			}

		}
		break;

		case I8271_COMMAND_READ_DATA_SINGLE_RECORD:
		{
			FDC_LOG_COMMAND("READ DATA SINGLE RECORD");

			m_ID_N = 0;
			m_Counter = 1;
			m_ID_R = m_CommandParameters[1];

			LOG(("Sector Count: %02x\n", m_Counter));
			LOG(("Track: %02x\n",m_CommandParameters[0]));
			LOG(("Sector: %02x\n", m_CommandParameters[1]));
			LOG(("Sector Length: %02x bytes\n", 1<<(m_ID_N+7)));

			get_drive();

			if (!img->floppy_drive_get_flag_state(FLOPPY_DRIVE_READY))
			{
				/* Completion type: operation intervention probably required for recovery */
				/* Completion code: Drive not ready */
				m_ResultRegister = (2<<3);
				timed_command_complete();
			}
			else
			{
				seek_to_track(m_CommandParameters[0]);

				do_read();
			}

		}
		break;

		case I8271_COMMAND_WRITE_DATA_MULTI_RECORD:
		{
			/* N value as stored in ID field */
			m_ID_N = (m_CommandParameters[2]>>5) & 0x07;

			/* starting sector id */
			m_ID_R = m_CommandParameters[1];

			/* number of sectors to transfer */
			m_Counter = m_CommandParameters[2] & 0x01f;

			FDC_LOG_COMMAND("READ DATA MULTI RECORD");

			LOG(("Sector Count: %02x\n", m_Counter));
			LOG(("Track: %02x\n",m_CommandParameters[0]));
			LOG(("Sector: %02x\n", m_CommandParameters[1]));
			LOG(("Sector Length: %02x bytes\n", 1<<(m_ID_N+7)));

			get_drive();

			m_drive_control_output &=~1;

			if (!img->floppy_drive_get_flag_state(FLOPPY_DRIVE_READY))
			{
				/* Completion type: operation intervention probably required for recovery */
				/* Completion code: Drive not ready */
				m_ResultRegister = (2<<3);
				timed_command_complete();
			}
			else
			{
				if (img->floppy_wpt_r() == CLEAR_LINE)
				{
					/* Completion type: operation intervention probably required for recovery */
					/* Completion code: Drive write protected */
					m_ResultRegister = (2<<3) | (1<<1);
					timed_command_complete();
				}
				else
				{
					m_drive_control_output |=1;

					seek_to_track(m_CommandParameters[0]);

					do_write();
				}
			}
		}
		break;

		case I8271_COMMAND_WRITE_DATA_SINGLE_RECORD:
		{
			FDC_LOG_COMMAND("WRITE DATA SINGLE RECORD");

			m_ID_N = 0;
			m_Counter = 1;
			m_ID_R = m_CommandParameters[1];


			LOG(("Sector Count: %02x\n", m_Counter));
			LOG(("Track: %02x\n",m_CommandParameters[0]));
			LOG(("Sector: %02x\n", m_CommandParameters[1]));
			LOG(("Sector Length: %02x bytes\n", 1<<(m_ID_N+7)));
			get_drive();

			m_drive_control_output &=~1;

			if (!img->floppy_drive_get_flag_state(FLOPPY_DRIVE_READY))
			{
				/* Completion type: operation intervention probably required for recovery */
				/* Completion code: Drive not ready */
				m_ResultRegister = (2<<3);
				timed_command_complete();
			}
			else
			{
				if (img->floppy_wpt_r() == CLEAR_LINE)
				{
					/* Completion type: operation intervention probably required for recovery */
					/* Completion code: Drive write protected */
					m_ResultRegister = (2<<3) | (1<<1);
					timed_command_complete();
				}
				else
				{
					m_drive_control_output |=1;

					seek_to_track(m_CommandParameters[0]);

					do_write();
				}
			}

		}
		break;


		case I8271_COMMAND_READ_ID:
		{
			FDC_LOG_COMMAND("READ ID");

			LOG(("Track: %02x\n",m_CommandParameters[0]));
			LOG(("ID Field Count: %02x\n", m_CommandParameters[2]));

			get_drive();

			if (!img->floppy_drive_get_flag_state(FLOPPY_DRIVE_READY))
			{
				/* Completion type: operation intervention probably required for recovery */
				/* Completion code: Drive not ready */
				m_ResultRegister = (2<<3);
				timed_command_complete();
			}
			else
			{
				m_Counter = m_CommandParameters[2];

				seek_to_track(m_CommandParameters[0]);

				do_read_id();
			}
		}
		break;

		default:
			LOG(("ERROR Unrecognised Command\n"));
			break;
	}
}



WRITE8_MEMBER(i8271_device::write)
{
	switch (offset & 3)
	{
		case 0:
		{
			LOG(("I8271 W Command Register: %02x\n", data));

			m_CommandRegister = data;
			m_Command = m_CommandRegister & 0x03f;

			m_StatusRegister |= I8271_STATUS_COMMAND_BUSY | I8271_STATUS_COMMAND_FULL;
			m_StatusRegister &= ~I8271_STATUS_PARAMETER_FULL | I8271_STATUS_RESULT_FULL;
			m_ParameterCountWritten = 0;

			switch (m_Command)
			{
				case I8271_COMMAND_SPECIFY:
				{
					FDC_LOG_COMMAND("SPECIFY");

					m_ParameterCount = 4;
				}
				break;

				case I8271_COMMAND_SEEK:
				{
					FDC_LOG_COMMAND("SEEK");

					m_ParameterCount = 1;
				}
				break;

				case I8271_COMMAND_READ_DRIVE_STATUS:
				{
					FDC_LOG_COMMAND("READ DRIVE STATUS");

					m_ParameterCount = 0;
				}
				break;

				case I8271_COMMAND_READ_SPECIAL_REGISTER:
				{
					FDC_LOG_COMMAND("READ SPECIAL REGISTER");

					m_ParameterCount = 1;
				}
				break;

				case I8271_COMMAND_WRITE_SPECIAL_REGISTER:
				{
					FDC_LOG_COMMAND("WRITE SPECIAL REGISTER");

					m_ParameterCount = 2;
				}
				break;

				case I8271_COMMAND_FORMAT:
				{
					m_ParameterCount = 5;
				}
				break;

				case I8271_COMMAND_READ_ID:
				{
					m_ParameterCount = 3;

				}
				break;


				case I8271_COMMAND_READ_DATA_SINGLE_RECORD:
				case I8271_COMMAND_READ_DATA_AND_DELETED_DATA_SINGLE_RECORD:
				case I8271_COMMAND_WRITE_DATA_SINGLE_RECORD:
				case I8271_COMMAND_WRITE_DELETED_DATA_SINGLE_RECORD:
				case I8271_COMMAND_VERIFY_DATA_AND_DELETED_DATA_SINGLE_RECORD:
				{
					m_ParameterCount = 2;
				}
				break;

				case I8271_COMMAND_READ_DATA_MULTI_RECORD:
				case I8271_COMMAND_READ_DATA_AND_DELETED_DATA_MULTI_RECORD:
				case I8271_COMMAND_WRITE_DATA_MULTI_RECORD:
				case I8271_COMMAND_WRITE_DELETED_DATA_MULTI_RECORD:
				case I8271_COMMAND_VERIFY_DATA_AND_DELETED_DATA_MULTI_RECORD:
				{
					m_ParameterCount = 3;
				}
				break;

				case I8271_COMMAND_SCAN_DATA:
				case I8271_COMMAND_SCAN_DATA_AND_DELETED_DATA:
				{
					m_ParameterCount = 5;
				}
				break;






			}

			check_all_parameters_written();
		}
		break;

		case 1:
		{
			LOG(("I8271 W Parameter Register: %02x\n",data));
			m_ParameterRegister = data;

			if (m_ParameterCount!=0)
			{
				m_CommandParameters[m_ParameterCountWritten] = data;
				m_ParameterCountWritten++;
			}

			check_all_parameters_written();
		}
		break;

		case 2:
		{
			LOG(("I8271 W Reset Register: %02x\n", data));
			if (((data ^ m_ResetRegister) & 0x01)!=0)
			{
				if ((data & 0x01)==0)
				{
					reset();
				}
			}

			m_ResetRegister = data;


		}
		break;

		default:
			break;
	}
}

READ8_MEMBER(i8271_device::read)
{
	switch (offset & 3)
	{
		case 0:
		{
			/* bit 1,0 are zero other bits contain status data */
			m_StatusRegister &= ~0x03;
			LOG(("I8271 R Status Register: %02x\n",m_StatusRegister));
			return m_StatusRegister;
		}

		case 1:
		{
			if ((m_StatusRegister & I8271_STATUS_COMMAND_BUSY)==0)
			{
				/* clear IRQ */
				set_irq_state(0);

				m_StatusRegister &= ~I8271_STATUS_RESULT_FULL;
				LOG(("I8271 R Result Register %02x\n",m_ResultRegister));
				return m_ResultRegister;
			}

			/* not useful information when command busy */
			return 0x0ff;
		}


		default:
			break;
	}

	return 0x0ff;
}


/* to be completed! */
READ8_MEMBER(i8271_device::dack_r)
{
	return data_r(space, offset);
}

/* to be completed! */
WRITE8_MEMBER(i8271_device::dack_w)
{
	data_w(space, offset, data);
}

READ8_MEMBER(i8271_device::data_r)
{
	clear_data_request();

	update_state();

	//  logerror("I8271 R data: %02x\n",m_data);


	return m_data;
}

WRITE8_MEMBER(i8271_device::data_w)
{
	m_data = data;

//    logerror("I8271 W data: %02x\n",m_data);

	clear_data_request();

	update_state();
}