summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/cpu/v60/v60mem.c
blob: c29a1a81f331d451a19a3a3f864becc1b41916d8 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
/****************************************************************/
/* Structure defining all callbacks for different architectures */
/****************************************************************/

struct cpu_info {
	UINT8  (*mr8) (offs_t address);
	void   (*mw8) (offs_t address, UINT8  data);
	UINT16 (*mr16)(offs_t address);
	void   (*mw16)(offs_t address, UINT16 data);
	UINT32 (*mr32)(offs_t address);
	void   (*mw32)(offs_t address, UINT32 data);
	UINT8  (*pr8) (offs_t address);
	void   (*pw8) (offs_t address, UINT8  data);
	UINT16 (*pr16)(offs_t address);
	void   (*pw16)(offs_t address, UINT16 data);
	UINT32 (*pr32)(offs_t address);
	void   (*pw32)(offs_t address, UINT32 data);
	UINT8  (*or8) (offs_t address);
	UINT16 (*or16)(offs_t address);
	UINT32 (*or32)(offs_t address);
	void   (*chpc)(offs_t newpc);
	UINT32 start_pc;
};



/*****************************************************************/
/* Memory accesses for 16-bit data bus, 24-bit address bus (V60) */
/*****************************************************************/

#define MemRead8_16		program_read_byte_16le
#define MemWrite8_16	program_write_byte_16le

static UINT16 MemRead16_16(offs_t address)
{
	if (!(address & 1))
		return program_read_word_16le(address);
	else
	{
		UINT16 result = program_read_byte_16le(address);
		return result | program_read_byte_16le(address + 1) << 8;
	}
}

static void MemWrite16_16(offs_t address, UINT16 data)
{
	if (!(address & 1))
		program_write_word_16le(address, data);
	else
	{
		program_write_byte_16le(address, data);
		program_write_byte_16le(address + 1, data >> 8);
	}
}

static UINT32 MemRead32_16(offs_t address)
{
	if (!(address & 1))
	{
		UINT32 result = program_read_word_16le(address);
		return result | (program_read_word_16le(address + 2) << 16);
	}
	else
	{
		UINT32 result = program_read_byte_16le(address);
		result |= program_read_word_16le(address + 1) << 8;
		return result | program_read_byte_16le(address + 3) << 24;
	}
}

static void MemWrite32_16(offs_t address, UINT32 data)
{
	if (!(address & 1))
	{
		program_write_word_16le(address, data);
		program_write_word_16le(address + 2, data >> 16);
	}
	else
	{
		program_write_byte_16le(address, data);
		program_write_word_16le(address + 1, data >> 8);
		program_write_byte_16le(address + 3, data >> 24);
	}
}


/***************************************************************/
/* Port accesses for 16-bit data bus, 24-bit address bus (V60) */
/***************************************************************/

#define PortRead8_16		io_read_byte_16le
#define PortWrite8_16		io_write_byte_16le

static UINT16 PortRead16_16(offs_t address)
{
	if (!(address & 1))
		return io_read_word_16le(address);
	else
	{
		UINT16 result = io_read_byte_16le(address);
		return result | io_read_byte_16le(address + 1) << 8;
	}
}

static void PortWrite16_16(offs_t address, UINT16 data)
{
	if (!(address & 1))
		io_write_word_16le(address, data);
	else
	{
		io_write_byte_16le(address, data);
		io_write_byte_16le(address + 1, data >> 8);
	}
}

static UINT32 PortRead32_16(offs_t address)
{
	if (!(address & 1))
	{
		UINT32 result = io_read_word_16le(address);
		return result | (io_read_word_16le(address + 2) << 16);
	}
	else
	{
		UINT32 result = io_read_byte_16le(address);
		result |= io_read_word_16le(address + 1) << 8;
		return result | io_read_byte_16le(address + 3) << 24;
	}
}

static void PortWrite32_16(offs_t address, UINT32 data)
{
	if (!(address & 1))
	{
		io_write_word_16le(address, data);
		io_write_word_16le(address + 2, data >> 16);
	}
	else
	{
		io_write_byte_16le(address, data);
		io_write_word_16le(address + 1, data >> 8);
		io_write_byte_16le(address + 3, data >> 24);
	}
}



/*****************************************************************/
/* Opcode accesses for 16-bit data bus, 24-bit address bus (V60) */
/*****************************************************************/

static UINT8 OpRead8_16(offs_t address)
{
	return cpu_readop(BYTE_XOR_LE(address));
}

static UINT16 OpRead16_16(offs_t address)
{
	return cpu_readop(BYTE_XOR_LE(address)) | (cpu_readop(BYTE_XOR_LE(address+1)) << 8);
}

static UINT32 OpRead32_16(offs_t address)
{
	return cpu_readop(BYTE_XOR_LE(address)) | (cpu_readop(BYTE_XOR_LE(address+1)) << 8) |
			(cpu_readop(BYTE_XOR_LE(address+2)) << 16) | (cpu_readop(BYTE_XOR_LE(address+3)) << 24);
}

static void ChangePC_16(offs_t pc)
{
	change_pc(pc);
}



/*****************************************************************/
/* Memory accesses for 32-bit data bus, 32-bit address bus (V70) */
/*****************************************************************/

#define MemRead8_32		program_read_byte_32le
#define MemWrite8_32	program_write_byte_32le

static UINT16 MemRead16_32(offs_t address)
{
	if (!(address & 1))
		return program_read_word_32le(address);
	else
	{
		UINT16 result = program_read_byte_32le(address);
		return result | program_read_byte_32le(address + 1) << 8;
	}
}

static void MemWrite16_32(offs_t address, UINT16 data)
{
	if (!(address & 1))
		program_write_word_32le(address, data);
	else
	{
		program_write_byte_32le(address, data);
		program_write_byte_32le(address + 1, data >> 8);
	}
}

static UINT32 MemRead32_32(offs_t address)
{
	if (!(address & 3))
		return program_read_dword_32le(address);
	else if (!(address & 1))
	{
		UINT32 result = program_read_word_32le(address);
		return result | (program_read_word_32le(address + 2) << 16);
	}
	else
	{
		UINT32 result = program_read_byte_32le(address);
		result |= program_read_word_32le(address + 1) << 8;
		return result | program_read_byte_32le(address + 3) << 24;
	}
}

static void MemWrite32_32(offs_t address, UINT32 data)
{
	if (!(address & 3))
		program_write_dword_32le(address, data);
	else if (!(address & 1))
	{
		program_write_word_32le(address, data);
		program_write_word_32le(address + 2, data >> 16);
	}
	else
	{
		program_write_byte_32le(address, data);
		program_write_word_32le(address + 1, data >> 8);
		program_write_byte_32le(address + 3, data >> 24);
	}
}



/***************************************************************/
/* Port accesses for 32-bit data bus, 32-bit address bus (V70) */
/***************************************************************/

#define PortRead8_32		io_read_byte_32le
#define PortWrite8_32		io_write_byte_32le

static UINT16 PortRead16_32(offs_t address)
{
	if (!(address & 1))
	{
		return io_read_word_32le(address);
	}
	else
	{
		UINT16 result = io_read_byte_32le(address);
		return result | io_read_byte_32le(address + 1) << 8;
	}
}

static void PortWrite16_32(offs_t address, UINT16 data)
{
	if (!(address & 1))
	{
		io_write_word_32le(address, data);
	}
	else
	{
		io_write_byte_32le(address, data);
		io_write_byte_32le(address + 1, data >> 8);
	}
}

static UINT32 PortRead32_32(offs_t address)
{
	if (!(address & 3))
		return io_read_dword_32le(address);
	else if (!(address & 1))
	{
		UINT32 result = io_read_word_32le(address);
		return result | (io_read_word_32le(address + 2) << 16);
	}
	else
	{
		UINT32 result = io_read_byte_32le(address);
		result |= io_read_word_32le(address + 1) << 8;
		return result | io_read_byte_32le(address + 3) << 24;
	}
}

static void PortWrite32_32(offs_t address, UINT32 data)
{
	if (!(address & 3))
		io_write_dword_32le(address, data);
	else if (!(address & 1))
	{
		io_write_word_32le(address, data);
		io_write_word_32le(address + 2, data >> 16);
	}
	else
	{
		io_write_byte_32le(address, data);
		io_write_word_32le(address + 1, data >> 8);
		io_write_byte_32le(address + 3, data >> 24);
	}
}



/*****************************************************************/
/* Opcode accesses for 32-bit data bus, 32-bit address bus (V60) */
/*****************************************************************/

static UINT8 OpRead8_32(offs_t address)
{
	return cpu_readop(BYTE4_XOR_LE(address));
}

static UINT16 OpRead16_32(offs_t address)
{
	return cpu_readop(BYTE4_XOR_LE(address)) | (cpu_readop(BYTE4_XOR_LE(address+1)) << 8);
}

static UINT32 OpRead32_32(offs_t address)
{
	return cpu_readop(BYTE4_XOR_LE(address)) | (cpu_readop(BYTE4_XOR_LE(address+1)) << 8) |
			(cpu_readop(BYTE4_XOR_LE(address+2)) << 16) | (cpu_readop(BYTE4_XOR_LE(address+3)) << 24);
}

static void ChangePC_32(offs_t pc)
{
	change_pc(pc);
}



/************************************************/
/* Structures pointing to various I/O functions */
/************************************************/

static struct cpu_info v60_i =
{
	MemRead8_16,  MemWrite8_16,  MemRead16_16,  MemWrite16_16,  MemRead32_16,  MemWrite32_16,
	PortRead8_16, PortWrite8_16, PortRead16_16, PortWrite16_16, PortRead32_16, PortWrite32_16,
	OpRead8_16,                  OpRead16_16,                   OpRead32_16,
	ChangePC_16,
	0xfffff0
};

static struct cpu_info v70_i =
{
	MemRead8_32,  MemWrite8_32,  MemRead16_32,  MemWrite16_32,  MemRead32_32,  MemWrite32_32,
	PortRead8_32, PortWrite8_32, PortRead16_32, PortWrite16_32, PortRead32_32, PortWrite32_32,
	OpRead8_32,                  OpRead16_32,                   OpRead32_32,
	ChangePC_32,
	0xfffffff0
};



/**************************************/
/* Macro shorthands for I/O functions */
/**************************************/

#define MemRead8    v60.info.mr8
#define MemWrite8   v60.info.mw8
#define MemRead16   v60.info.mr16
#define MemWrite16  v60.info.mw16
#define MemRead32   v60.info.mr32
#define MemWrite32  v60.info.mw32

#define PortRead8   v60.info.pr8
#define PortWrite8  v60.info.pw8
#define PortRead16  v60.info.pr16
#define PortWrite16 v60.info.pw16
#define PortRead32  v60.info.pr32
#define PortWrite32 v60.info.pw32

#if defined(LSB_FIRST) && !defined(ALIGN_INTS)
#define OpRead8(a)	(cpu_readop(a))
#define OpRead16(a)	(cpu_readop16(a))
#define OpRead32(a)	(cpu_readop32(a))
#else
#define OpRead8     v60.info.mr8
#define OpRead16    v60.info.mr16
#define OpRead32    v60.info.mr32
#endif

#define ChangePC	v60.info.chpc