summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/cpu/tms32082/dis32082.c
blob: fc9f3e0e1d5dfba94f2646c1f813a9bf96bc305c (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
// TMS32082 MP/PP Disassembler

#include "emu.h"

#define SIMM15(v) (INT32)((v & 0x4000) ? (v | 0xffffe000) : (v))
#define UIMM15(v) (v)

static const char *BCND_CONDITION[32] =
{
	"nev.b",    "gt0.b",    "eq0.b",    "ge0.b",    "lt0.b",    "ne0.b",    "le0.b",    "alw.b",
	"nev.h",    "gt0.h",    "eq0.h",    "ge0.h",    "lt0.h",    "ne0.h",    "le0.h",    "alw.h",
	"nev.w",    "gt0.w",    "eq0.w",    "ge0.w",    "lt0.w",    "ne0.w",    "le0.w",    "alw.w",
	"nev.d",    "gt0.d",    "eq0.d",    "ge0.d",    "lt0.d",    "ne0.d",    "le0.d",    "alw.d",
};

static char *output;
static const UINT8 *opdata;
static int opbytes;

static void ATTR_PRINTF(1,2) print(const char *fmt, ...)
{
	va_list vl;

	va_start(vl, fmt);
	output += vsprintf(output, fmt, vl);
	va_end(vl);
}

static UINT32 fetch(void)
{
	UINT32 d = ((UINT32)(opdata[0]) << 24) | ((UINT32)(opdata[1]) << 16) | ((UINT32)(opdata[2]) << 8) | opdata[3];
	opdata += 4;
	opbytes += 4;
	return d;
}

static char* get_creg_name(UINT32 reg)
{
	static char buffer[64];

	switch (reg)
	{
		case 0x0000:    sprintf(buffer, "EPC"); break;
		case 0x0001:    sprintf(buffer, "EIP"); break;
		case 0x0002:    sprintf(buffer, "CONFIG"); break;
		case 0x0004:    sprintf(buffer, "INTPEN"); break;
		case 0x0006:    sprintf(buffer, "IE"); break;
		case 0x0008:    sprintf(buffer, "FPST"); break;
		case 0x000a:    sprintf(buffer, "PPERROR"); break;
		case 0x000d:    sprintf(buffer, "PKTREQ"); break;
		case 0x000e:    sprintf(buffer, "TCOUNT"); break;
		case 0x000f:    sprintf(buffer, "TSCALE"); break;
		case 0x0010:    sprintf(buffer, "FLTOP"); break;
		case 0x0011:    sprintf(buffer, "FLTADR"); break;
		case 0x0012:    sprintf(buffer, "FLTTAG"); break;
		case 0x0013:    sprintf(buffer, "FLTDTL"); break;
		case 0x0014:    sprintf(buffer, "FLTDTH"); break;
		case 0x0020:    sprintf(buffer, "SYSSTK"); break;
		case 0x0021:    sprintf(buffer, "SYSTMP"); break;
		case 0x0030:    sprintf(buffer, "MPC"); break;
		case 0x0031:    sprintf(buffer, "MIP"); break;
		case 0x0033:    sprintf(buffer, "ECOMCNTL"); break;
		case 0x0034:    sprintf(buffer, "ANASTAT"); break;
		case 0x0039:    sprintf(buffer, "BRK1"); break;
		case 0x003a:    sprintf(buffer, "BRK2"); break;
		case 0x4000:    sprintf(buffer, "IN0P"); break;
		case 0x4001:    sprintf(buffer, "IN1P"); break;
		case 0x4002:    sprintf(buffer, "OUTP"); break;
		default:        sprintf(buffer, "CR %04X\n", reg);
	}

	return buffer;
}

static offs_t tms32082_disasm_mp(char *buffer, offs_t pc, const UINT8 *oprom)
{
	output = buffer;
	opdata = oprom;
	opbytes = 0;
	UINT32 flags = 0;

	UINT32 op = fetch();

	int rd = (op >> 27) & 0x1f;
	int link = rd;
	int bitnum = rd;
	int rs = (op >> 22) & 0x1f;
	int endmask = (op >> 5) & 0x1f;
	int rotate = (op & 0x1f);
	int src1 = rotate;
	UINT32 uimm15 = op & 0x7fff;

	switch ((op >> 20) & 3)
	{
		case 0: case 1: case 2:     // Short immediate
		{
			int subop = (op >> 15) & 0x7f;

			switch (subop)
			{
				case 0x00:  print("illop0      "); break;
				case 0x01:  print("trap        %d", UIMM15(uimm15)); break;
				case 0x02:  print("cmnd        0x%04X", UIMM15(uimm15)); break;
				case 0x04:  print("rdcr        R%d, %s", rd, get_creg_name(UIMM15(uimm15))); break;
				case 0x05:  print("swcr        %s, R%d, R%d", get_creg_name(UIMM15(uimm15)), rs, rd); break;
				case 0x06:  print("brcr        0x%04X", UIMM15(uimm15)); break;
				case 0x08:  print("shift%s.dz   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x09:  print("shift%s.dm   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x0a:  print("shift%s.ds   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x0b:  print("shift%s.ez   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x0c:  print("shift%s.em   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x0d:  print("shift%s.es   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x0e:  print("shift%s.iz   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x0f:  print("shift%s.im   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x11:  print("and         0x%04X, R%d, R%d", UIMM15(uimm15), rs, rd); break;
				case 0x12:  print("and.tf      0x%04X, R%d, R%d", UIMM15(uimm15), rs, rd); break;
				case 0x14:  print("and.ft      0x%04X, R%d, R%d", UIMM15(uimm15), rs, rd); break;
				case 0x16:  print("xor         0x%04X, R%d, R%d", UIMM15(uimm15), rs, rd); break;
				case 0x17:  print("or          0x%04X, R%d, R%d", UIMM15(uimm15), rs, rd); break;
				case 0x18:  print("and.ff      0x%04X, R%d, R%d", UIMM15(uimm15), rs, rd); break;
				case 0x19:  print("xnor        0x%04X, R%d, R%d", UIMM15(uimm15), rs, rd); break;
				case 0x1b:  print("or.tf       0x%04X, R%d, R%d", UIMM15(uimm15), rs, rd); break;
				case 0x1d:  print("or.ft       0x%04X, R%d, R%d", UIMM15(uimm15), rs, rd); break;
				case 0x1e:  print("or.ff       0x%04X, R%d, R%d", UIMM15(uimm15), rs, rd); break;

				case 0x24: case 0x20:
							print("ld.b        0x%04X(R%d), R%d", UIMM15(uimm15), rs, rd);
							break;
				case 0x25: case 0x21:
							print("ld.h        0x%04X(R%d), R%d", UIMM15(uimm15), rs, rd);
							break;
				case 0x26: case 0x22:
							print("ld          0x%04X(R%d), R%d", UIMM15(uimm15), rs, rd);
							break;
				case 0x27: case 0x23:
							print("ld.d        0x%04X(R%d), R%d", UIMM15(uimm15), rs, rd);
							break;
				case 0x2c: case 0x28:
							print("ld.ub       0x%04X(R%d), R%d", UIMM15(uimm15), rs, rd);
							break;
				case 0x2d: case 0x29:
							print("ld.uh       0x%04X(R%d), R%d", UIMM15(uimm15), rs, rd);
							break;

				case 0x34: case 0x30:
							print("st.b        R%d, 0x%04X(R%d)", rd, UIMM15(uimm15), rs);
							break;
				case 0x35: case 0x31:
							print("st.h        R%d, 0x%04X(R%d)", rd, UIMM15(uimm15), rs);
							break;
				case 0x36: case 0x32:
							print("st          R%d, 0x%04X(R%d)", rd, UIMM15(uimm15), rs);
							break;
				case 0x37: case 0x33:
							print("st.d        R%d, 0x%04X(R%d)", rd, UIMM15(uimm15), rs);
							break;

				case 0x40:  print("bsr         0x%08X, R%d", pc + (SIMM15(uimm15) * 4), link); break;
				case 0x41:  print("bsr.a       0x%08X, R%d", pc + (SIMM15(uimm15) * 4), link); break;
				case 0x44:  print("jsr         0x%04X(R%d), R%d", SIMM15(uimm15), rs, link); break;
				case 0x45:  print("jsr.a       0x%04X(R%d), R%d", SIMM15(uimm15), rs, link); break;
				case 0x48:  print("bbz         0x%08X, R%d, #%d", pc + (SIMM15(uimm15) * 4), rs, bitnum); break;
				case 0x49:  print("bbz.a       0x%08X, R%d, #%d", pc + (SIMM15(uimm15) * 4), rs, bitnum); break;
				case 0x4a:  print("bbo         0x%08X, R%d, #%d", pc + (SIMM15(uimm15) * 4), rs, bitnum); break;
				case 0x4b:  print("bbo.a       0x%08X, R%d, #%d", pc + (SIMM15(uimm15) * 4), rs, bitnum); break;
				case 0x4c:  print("bcnd        0x%08X, R%d, %s", pc + (SIMM15(uimm15) * 4), rs, BCND_CONDITION[rd]); break;
				case 0x4d:  print("bcnd.a      0x%08X, R%d, %s", pc + (SIMM15(uimm15) * 4), rs, BCND_CONDITION[rd]); break;
				case 0x50:  print("cmp         0x%08X, R%d, R%d", SIMM15(uimm15), rs, rd); break;
				case 0x58:  print("add         0x%08X, R%d, R%d", SIMM15(uimm15), rs, rd); break;
				case 0x59:  print("addu        0x%08X, R%d, R%d", SIMM15(uimm15), rs, rd); break;
				case 0x5a:  print("sub         0x%08X, R%d, R%d", SIMM15(uimm15), rs, rd); break;
				case 0x5b:  print("subu        0x%08X, R%d, R%d", SIMM15(uimm15), rs, rd); break;
			}
			break;
		}

		case 3:                     // Register / Long immediate
		{
			int subop = (op >> 12) & 0xff;

			UINT32 imm32 = 0;
			if (op & (1 << 12))     // fetch 32-bit immediate if needed
				imm32 = fetch();


			switch (subop)
			{
				case 0x02:  print("trap        %d", src1); break;
				case 0x03:  print("trap        %d", imm32); break;
				case 0x04:  print("cmnd        R%d", src1); break;
				case 0x05:  print("cmnd        0x%08X", imm32); break;
				case 0x08:  print("rdcr        R%d, R%d", rd, src1); break;
				case 0x09:  print("rdcr        R%d, %s", rd, get_creg_name(imm32)); break;
				case 0x0a:  print("swcr        R%d, R%d, R%d", src1, rs, rd); break;
				case 0x0b:  print("swcr        %s, R%d, R%d", get_creg_name(imm32), rs, rd); break;
				case 0x0c:  print("brcr        R%d", src1); break;
				case 0x0d:  print("brcr        0x%08X", imm32); break;

				case 0x10:  print("shift%s.dz   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x12:  print("shift%s.dm   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x14:  print("shift%s.ds   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x16:  print("shift%s.ez   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x18:  print("shift%s.em   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x1a:  print("shift%s.es   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x1c:  print("shift%s.iz   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;
				case 0x1e:  print("shift%s.im   %d, %d, R%d, R%d", (op & (1 << 10)) ? "r" : "l", rotate, endmask, rs, rd); break;

				case 0x22:  print("and         R%d, R%d, R%d", src1, rs, rd); break;
				case 0x23:  print("and         0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0x24:  print("and.tf      R%d, R%d, R%d", src1, rs, rd); break;
				case 0x25:  print("and.tf      0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0x28:  print("and.ft      R%d, R%d, R%d", src1, rs, rd); break;
				case 0x29:  print("and.ft      0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0x2c:  print("xor         R%d, R%d, R%d", src1, rs, rd); break;
				case 0x2d:  print("xor         0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0x2e:  print("or          R%d, R%d, R%d", src1, rs, rd); break;
				case 0x2f:  print("or          0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0x30:  print("and.ff      R%d, R%d, R%d", src1, rs, rd); break;
				case 0x31:  print("and.ff      0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0x32:  print("xnor        R%d, R%d, R%d", src1, rs, rd); break;
				case 0x33:  print("xnor        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0x36:  print("or.tf       R%d, R%d, R%d", src1, rs, rd); break;
				case 0x37:  print("or.tf       0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0x3a:  print("or.ft       R%d, R%d, R%d", src1, rs, rd); break;
				case 0x3b:  print("or.ft       0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0x3c:  print("or.ff       R%d, R%d, R%d", src1, rs, rd); break;
				case 0x3d:  print("or.ff       0x%08X, R%d, R%d", imm32, rs, rd); break;

				case 0x48: case 0x40:
							print("ld.b        R%d(R%d), R%d", src1, rs, rd);
							break;
				case 0x49: case 0x41:
							print("ld.b        0x%08X(R%d), R%d", imm32, rs, rd);
							break;
				case 0x4a: case 0x42:
							print("ld.h        R%d(R%d), R%d", src1, rs, rd);
							break;
				case 0x4b: case 0x43:
							print("ld.h        0x%08X(R%d), R%d", imm32, rs, rd);
							break;
				case 0x4c: case 0x44:
							print("ld          R%d(R%d), R%d", src1, rs, rd);
							break;
				case 0x4d: case 0x45:
							print("ld          0x%08X(R%d), R%d", imm32, rs, rd);
							break;
				case 0x4e: case 0x46:
							print("ld.d        R%d(R%d), R%d", src1, rs, rd);
							break;
				case 0x4f: case 0x47:
							print("ld.d        0x%08X(R%d), R%d", imm32, rs, rd);
							break;
				case 0x58: case 0x50:
							print("ld.ub       R%d(R%d), R%d", src1, rs, rd);
							break;
				case 0x59: case 0x51:
							print("ld.ub       0x%08X(R%d), R%d", imm32, rs, rd);
							break;
				case 0x5a: case 0x52:
							print("ld.uh       R%d(R%d), R%d", src1, rs, rd);
							break;
				case 0x5b: case 0x53:
							print("ld.uh       0x%08X(R%d), R%d", imm32, rs, rd);
							break;

				case 0x68: case 0x60:
							print("st.b        R%d, R%d(R%d)", rd, src1, rs);
							break;
				case 0x69: case 0x61:
							print("st.b        R%d, 0x%08X(R%d)", rd, imm32, rs);
							break;
				case 0x6a: case 0x62:
							print("st.h        R%d, R%d(R%d)", rd, src1, rs);
							break;
				case 0x6b: case 0x63:
							print("st.h        R%d, 0x%08X(R%d)", rd, imm32, rs);
							break;
				case 0x6c: case 0x64:
							print("st          R%d, R%d(R%d)", rd, src1, rs);
							break;
				case 0x6d: case 0x65:
							print("st          R%d, 0x%08X(R%d)", rd, imm32, rs);
							break;
				case 0x6e: case 0x66:
							print("st.d        R%d, R%d(R%d)", rd, src1, rs);
							break;
				case 0x6f: case 0x67:
							print("st.d        R%d, 0x%08X(R%d)", rd, imm32, rs);
							break;

				case 0x78: case 0x70:
							print("dcache      R%d(R%d)", src1, rs);
							break;
				case 0x79: case 0x71:
							print("dcache      0x%08X(R%d)", imm32, rs);
							break;

				case 0x80:  print("bsr         R%d, R%d", src1, link); break;
				case 0x81:  print("bsr         0x%08X, R%d", imm32, link); break;
				case 0x82:  print("bsr.a       R%d, R%d", src1, rd); break;
				case 0x83:  print("bsr.a       0x%08X, R%d", imm32, link); break;
				case 0x88:  print("jsr         R%d, R%d", src1, link); break;
				case 0x89:  print("jsr         0x%08X, R%d", imm32, link); break;
				case 0x8a:  print("jsr.a       R%d, R%d", src1, link); break;
				case 0x8b:  print("jsr.a       0x%08X, R%d", imm32, link); break;
				case 0x90:  print("bbz         R%d, R%d, #%d", src1, rs, bitnum); break;
				case 0x91:  print("bbz         0x%08X, R%d, #%d", imm32, rs, bitnum); break;
				case 0x92:  print("bbz.a       R%d, R%d, #%d", src1, rs, bitnum); break;
				case 0x93:  print("bbz.a       0x%08X, R%d, #%d", imm32, rs, bitnum); break;
				case 0x94:  print("bbo         R%d, R%d, #%d", src1, rs, bitnum); break;
				case 0x95:  print("bbo         0x%08X, R%d, #%d", imm32, rs, bitnum); break;
				case 0x96:  print("bbo.a       R%d, R%d, #%d", src1, rs, bitnum); break;
				case 0x97:  print("bbo.a       0x%08X, R%d, #%d", imm32, rs, bitnum); break;
				case 0x98:  print("bcnd        R%d, R%d, %s", src1, rs, BCND_CONDITION[rd]); break;
				case 0x99:  print("bcnd        0x%08X, R%d, %s", imm32, rs, BCND_CONDITION[rd]); break;
				case 0x9a:  print("bcnd.a      R%d, R%d, %s", src1, rs, BCND_CONDITION[rd]); break;
				case 0x9b:  print("bcnd.a      0x%08X, R%d, %s", imm32, rs, BCND_CONDITION[rd]); break;
				case 0xa0:  print("cmp         R%d, R%d, R%d", src1, rs, rd); break;
				case 0xa1:  print("cmp         0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xb0:  print("add         R%d, R%d, R%d", src1, rs, rd); break;
				case 0xb1:  print("add         0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xb2:  print("addu        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xb3:  print("addu        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xb4:  print("sub         R%d, R%d, R%d", src1, rs, rd); break;
				case 0xb5:  print("sub         0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xb6:  print("subu        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xb7:  print("subu        0x%08X, R%d, R%d", imm32, rs, rd); break;

				case 0xc0:  print("vadd        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xc1:  print("vadd        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xc2:  print("vsub        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xc3:  print("vsub        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xc4:  print("vmpy        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xc5:  print("vmpy        0x%08X, R%d, R%d", imm32, rs, rd); break;

				case 0xd6: case 0xc6:
							print("vmsub       R%d, R%d, R%d", src1, rs, rd);
							break;
				case 0xd7: case 0xc7:
							print("vmsub       0x%08X, R%d, R%d", imm32, rs, rd);
							break;
				case 0xd8: case 0xc8:
							print("vrnd        R%d, R%d, R%d", src1, rs, rd);
							break;
				case 0xd9: case 0xc9:
							print("vrnd        0x%08X, R%d, R%d", imm32, rs, rd);
							break;

				case 0xca:  print("vrnd        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xcb:  print("vrnd        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xcc:  print("vmac        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xcd:  print("vmac        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xce:  print("vmsc        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xcf:  print("vmsc        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xe0:  print("fadd        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xe1:  print("fadd        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xe2:  print("fsub        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xe3:  print("fsub        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xe4:  print("fmpy        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xe5:  print("fmpy        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xe6:  print("fdiv        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xe7:  print("fdiv        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xe8:  print("frndx       R%d, R%d", src1, rd); break;
				case 0xe9:  print("frndx       0x%08X, R%d", imm32, rd); break;
				case 0xea:  print("fcmp        R%d, R%d, R%d", src1, rs, rd); break;
				case 0xeb:  print("fcmp        0x%08X, R%d, R%d", imm32, rs, rd); break;
				case 0xee:  print("fsqrt       R%d, R%d", src1, rd); break;
				case 0xef:  print("fsqrt       0x%08X, R%d", imm32, rd); break;
				case 0xf0:  print("lmo         R%d, R%d", rs, rd); break;
				case 0xf2:  print("rmo         R%d, R%d", rs, rd); break;
				case 0xfc:  print("estop       "); break;

				case 0xfe: case 0xff:
							print("illopF      ");
							break;
			}
			break;
		}
	}

	return opbytes | flags | DASMFLAG_SUPPORTED;
}

CPU_DISASSEMBLE(tms32082_mp)
{
	return tms32082_disasm_mp(buffer, pc, oprom);
}