summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/cpu/minx/minx.c
blob: 7ea7a0b8409c76dc7af46cfa79498690c857aad9 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
/*
  Implementation for the Nintendo Minx CPU.

  Registers (mindX13.txt):
  8bit:   A B H L FLAGS N U V
  16bit:  BA
  24bit:      HL, X1, X2, NN, SP


  "sunlab":
  16bit:
    V:PC if high bit set, extended to 23 bits, upper 8 bits V
    SP
    BA
    I:HL
    (XI:)X
    (YI:)Y

  8bit:
    A, B, H, L
    U - delayed jump bank. When a jump occurs, V is set to this value
    V
    F - flags IDLBSOCZ
        I - Interrupt branch
        D - Interrupt disable
        L - low mask mode enable
        B - bcd decimal mode enable
        S - sign flag
        O - overflow flag
        C - carry flag
        Z - zero flag
    E - exception register
    I
    N
    XI - index/extension
    YI - index/extension

TODO:
- Add support for O and C flags in NEG8 instruction
- Add support for CE D8 (MUL) and CE D9 (DIV)
- Add support for CF xx instructions
- Doublecheck behaviour of CMPN instructions ( CF 60 .. CF 63 )
- Figure out the number of cycles taken by each instruction (this
  information is currently not known/available).

*/

#include "minx.h"
#include "debugger.h"
#include "deprecat.h"

#define FLAG_I  0x80
#define FLAG_D  0x40
#define FLAG_L  0x20
#define FLAG_B  0x10
#define FLAG_S  0x08
#define FLAG_O  0x04
#define FLAG_C  0x02
#define FLAG_Z  0x01

#define EXEC_X0 0x80
#define EXEC_X1 0x40
#define EXEC_X2 0x20
#define EXEC_DZ 0x10
#define EXEC_EN 0x08
#define EXEC_04 0x04
#define EXEC_02 0x02
#define EXEC_01 0x01


typedef struct {
//  MINX_CONFIG  config;
	UINT16 PC;
	UINT16 SP;
	UINT16 BA;
	UINT16 HL;
	UINT16 X;
	UINT16 Y;
	UINT8  U;
	UINT8  V;
	UINT8  F;
	UINT8  E;
	UINT8  N;
	UINT8  I;
	UINT8  XI;
	UINT8  YI;
	UINT8  check_interrupt;
} minx_regs;

static minx_regs regs;
static int minx_icount;

#define rd(offset)	program_read_byte_8( offset )
#define wr(offset,data)	program_write_byte_8( offset, data )
#define minx_PC		( ( regs.PC & 0x8000 ) ? ( regs.V << 15 ) | (regs.PC & 0x7FFF ) : regs.PC )

INLINE UINT16 rd16( UINT32 offset ) {
	return rd( offset ) | ( rd( offset + 1 ) << 8 );
}

INLINE void wr16( UINT32 offset, UINT16 data ) {
	wr( offset, ( data & 0x00FF ) );
	wr( offset + 1, ( data >> 8 ) );
}

static void minx_init(int index, int clock, const void *config, int (*irqcallback)(int)) {
	if ( config != NULL ) {
	} else {
	}
}

static void minx_reset( void ) {
	memset( &regs, 0, sizeof(regs) );
	regs.PC = ( rd( 1 ) << 8 ) | rd( 0 );
	change_pc( regs.PC );
}

static void minx_exit( void ) {
}

INLINE UINT8 rdop( void ) {
	UINT8 op = rd( minx_PC );
	regs.PC++;
	return op;
}

INLINE UINT16 rdop16( void ) {
	UINT16 op = rdop();
	op = op | ( rdop() << 8 );
	return op;
}

#include "minxfunc.h"
#include "minxopce.h"
#include "minxopcf.h"
#include "minxops.h"

static int minx_execute( int cycles ) {
	UINT32	oldpc;
	UINT8	op;

	minx_icount = cycles;

	do {
		CALL_DEBUGGER(minx_PC);
		oldpc = minx_PC;
		op = rdop();
		insnminx[op]();
		minx_icount -= insnminx_cycles[op];
	} while ( minx_icount > 0 );
	return cycles - minx_icount;
}

static void minx_burn( int cycles ) {
	minx_icount = 0;
}

static void minx_set_context( void *src ) {
}

static void minx_get_context( void *dst ) {
}

static unsigned minx_get_reg( int regnum ) {
	switch( regnum ) {
	case REG_PC:	return (regs.PC & 0x8000) ? ( regs.V << 15 ) | ( regs.PC & 0x7FFF ) : regs.PC;
	case MINX_PC:	return regs.PC;
	case REG_SP:
	case MINX_SP:	return regs.SP;
	case MINX_BA:	return regs.BA;
	case MINX_HL:	return regs.HL;
	case MINX_X:	return regs.X;
	case MINX_Y:	return regs.Y;
	case MINX_U:	return regs.U;
	case MINX_V:	return regs.V;
	case MINX_F:	return regs.F;
	case MINX_E:	return regs.E;
	case MINX_N:	return regs.N;
	case MINX_I:	return regs.I;
	case MINX_XI:	return regs.XI;
	case MINX_YI:	return regs.YI;
	}
	return 0;
}

static void minx_set_reg( int regnum, unsigned val ) {
	switch( regnum ) {
	case REG_PC:
	case MINX_PC:	regs.PC = val; break;
	case REG_SP:
	case MINX_SP:	regs.SP = val; break;
	case MINX_BA:	regs.BA = val; break;
	case MINX_HL:	regs.HL = val; break;
	case MINX_X:	regs.X = val; break;
	case MINX_Y:	regs.Y = val; break;
	case MINX_U:	regs.U = val; break;
	case MINX_V:	regs.V = val; break;
	case MINX_F:	regs.F = val; break;
	case MINX_E:	regs.E = val; break;
	case MINX_N:	regs.N = val; break;
	case MINX_I:	regs.I = val; break;
	case MINX_XI:	regs.XI = val; break;
	case MINX_YI:	regs.YI = val; break;
	}
}

static void minx_set_irq_line( int irqline, int state ) {
	if ( state == ASSERT_LINE ) {
	} else {
	}
}

static void minx_set_info( UINT32 state, cpuinfo *info ) {
	switch( state ) {
	case CPUINFO_INT_INPUT_STATE + 0:
		minx_set_irq_line( state - CPUINFO_INT_INPUT_STATE, info->i ); break;

	case CPUINFO_INT_REGISTER + MINX_PC:
	case CPUINFO_INT_REGISTER + MINX_SP:
	case CPUINFO_INT_REGISTER + MINX_BA:
	case CPUINFO_INT_REGISTER + MINX_HL:
	case CPUINFO_INT_REGISTER + MINX_X:
	case CPUINFO_INT_REGISTER + MINX_Y:
	case CPUINFO_INT_REGISTER + MINX_U:
	case CPUINFO_INT_REGISTER + MINX_V:
	case CPUINFO_INT_REGISTER + MINX_F:
	case CPUINFO_INT_REGISTER + MINX_E:
	case CPUINFO_INT_REGISTER + MINX_N:
	case CPUINFO_INT_REGISTER + MINX_I:
	case CPUINFO_INT_REGISTER + MINX_XI:
	case CPUINFO_INT_REGISTER + MINX_YI:
		minx_set_reg( state - CPUINFO_INT_REGISTER, info->i ); break;
	}
}

void minx_get_info( UINT32 state, cpuinfo *info ) {
	switch( state ) {
	case CPUINFO_INT_CONTEXT_SIZE:				info->i = sizeof(minx_regs); break;
	case CPUINFO_INT_INPUT_LINES:				info->i = 1; break;
	case CPUINFO_INT_DEFAULT_IRQ_VECTOR:			info->i = 0xff; break;
	case CPUINFO_INT_ENDIANNESS:				info->i = CPU_IS_BE; break;
	case CPUINFO_INT_CLOCK_MULTIPLIER:			info->i = 1; break;
	case CPUINFO_INT_CLOCK_DIVIDER:				info->i = 1; break;
	case CPUINFO_INT_MIN_INSTRUCTION_BYTES:			info->i = 1; break;
	case CPUINFO_INT_MAX_INSTRUCTION_BYTES:			info->i = 5; break;
	case CPUINFO_INT_MIN_CYCLES:				info->i = 1; break;
	case CPUINFO_INT_MAX_CYCLES:				info->i = 4; break;
	case CPUINFO_INT_DATABUS_WIDTH + ADDRESS_SPACE_PROGRAM:	info->i = 8; break;
	case CPUINFO_INT_ADDRBUS_WIDTH + ADDRESS_SPACE_PROGRAM:	info->i = 23; break;
	case CPUINFO_INT_ADDRBUS_SHIFT + ADDRESS_SPACE_PROGRAM: info->i = 0; break;
	case CPUINFO_INT_DATABUS_WIDTH + ADDRESS_SPACE_DATA:	info->i = 0; break;
	case CPUINFO_INT_ADDRBUS_WIDTH + ADDRESS_SPACE_DATA:	info->i = 0; break;
	case CPUINFO_INT_ADDRBUS_SHIFT + ADDRESS_SPACE_DATA:	info->i = 0; break;
	case CPUINFO_INT_DATABUS_WIDTH + ADDRESS_SPACE_IO:	info->i = 0; break;
	case CPUINFO_INT_ADDRBUS_WIDTH + ADDRESS_SPACE_IO:	info->i = 0; break;
	case CPUINFO_INT_ADDRBUS_SHIFT + ADDRESS_SPACE_IO:	info->i = 0; break;
	case CPUINFO_INT_INPUT_STATE + 0:			info->i = 0; break;
	case CPUINFO_INT_REGISTER + REG_PC:
	case CPUINFO_INT_REGISTER + REG_SP:
	case CPUINFO_INT_REGISTER + MINX_PC:
	case CPUINFO_INT_REGISTER + MINX_SP:
	case CPUINFO_INT_REGISTER + MINX_BA:
	case CPUINFO_INT_REGISTER + MINX_HL:
	case CPUINFO_INT_REGISTER + MINX_X:
	case CPUINFO_INT_REGISTER + MINX_Y:
	case CPUINFO_INT_REGISTER + MINX_U:
	case CPUINFO_INT_REGISTER + MINX_V:
	case CPUINFO_INT_REGISTER + MINX_F:
	case CPUINFO_INT_REGISTER + MINX_E:
	case CPUINFO_INT_REGISTER + MINX_N:
	case CPUINFO_INT_REGISTER + MINX_I:
	case CPUINFO_INT_REGISTER + MINX_XI:
	case CPUINFO_INT_REGISTER + MINX_YI:			info->i = minx_get_reg( state - CPUINFO_INT_REGISTER ); break;
	case CPUINFO_INT_PREVIOUSPC:				info->i = 0x0000; break;
	case CPUINFO_PTR_SET_INFO:				info->setinfo = minx_set_info; break;
	case CPUINFO_PTR_GET_CONTEXT:				info->getcontext = minx_get_context; break;
	case CPUINFO_PTR_SET_CONTEXT:				info->setcontext = minx_set_context; break;
	case CPUINFO_PTR_INIT:					info->init = minx_init; break;
	case CPUINFO_PTR_RESET:					info->reset = minx_reset; break;
	case CPUINFO_PTR_EXIT:					info->exit = minx_exit; break;
	case CPUINFO_PTR_EXECUTE:				info->execute = minx_execute; break;
	case CPUINFO_PTR_BURN:					info->burn = minx_burn; break;
#ifdef ENABLE_DEBUGGER
	case CPUINFO_PTR_DISASSEMBLE:				info->disassemble = minx_dasm; break;
#endif
	case CPUINFO_PTR_INSTRUCTION_COUNTER:			info->icount = &minx_icount; break;
	case CPUINFO_STR_NAME:					strcpy( info->s = cpuintrf_temp_str(), "Minx" ); break;
	case CPUINFO_STR_CORE_FAMILY:				strcpy( info->s = cpuintrf_temp_str(), "Nintendo Minx" ); break;
	case CPUINFO_STR_CORE_VERSION:				strcpy( info->s = cpuintrf_temp_str(), "0.1" ); break;
	case CPUINFO_STR_CORE_FILE:				strcpy( info->s = cpuintrf_temp_str(), __FILE__ ); break;
	case CPUINFO_STR_CORE_CREDITS:				strcpy( info->s = cpuintrf_temp_str(), "Copyright The MESS Team." ); break;
	case CPUINFO_STR_FLAGS:
		sprintf( info->s = cpuintrf_temp_str(), "%c%c%c%c%c%c%c%c-%c%c%c%c%c",
			regs.F & FLAG_I ? 'I' : '.',
			regs.F & FLAG_D ? 'D' : '.',
			regs.F & FLAG_L ? 'L' : '.',
			regs.F & FLAG_B ? 'B' : '.',
			regs.F & FLAG_S ? 'S' : '.',
			regs.F & FLAG_O ? 'O' : '.',
			regs.F & FLAG_C ? 'C' : '.',
			regs.F & FLAG_Z ? 'Z' : '.',
			regs.E & EXEC_X0 ? '0' : '.',
			regs.E & EXEC_X1 ? '1' : '.',
			regs.E & EXEC_X2 ? '2' : '.',
			regs.E & EXEC_DZ ? 'z' : '.',
			regs.E & EXEC_EN ? 'E' : '.' );
		break;
	case CPUINFO_STR_REGISTER + MINX_PC:			sprintf( info->s = cpuintrf_temp_str(), "PC:%04X", regs.PC ); break;
	case CPUINFO_STR_REGISTER + MINX_SP:			sprintf( info->s = cpuintrf_temp_str(), "SP:%04X", regs.SP ); break;
	case CPUINFO_STR_REGISTER + MINX_BA:			sprintf( info->s = cpuintrf_temp_str(), "BA:%04X", regs.BA ); break;
	case CPUINFO_STR_REGISTER + MINX_HL:			sprintf( info->s = cpuintrf_temp_str(), "HL:%04X", regs.HL ); break;
	case CPUINFO_STR_REGISTER + MINX_X:			sprintf( info->s = cpuintrf_temp_str(), "X:%04X", regs.X ); break;
	case CPUINFO_STR_REGISTER + MINX_Y:			sprintf( info->s = cpuintrf_temp_str(), "Y:%04X", regs.Y ); break;
	case CPUINFO_STR_REGISTER + MINX_U:			sprintf( info->s = cpuintrf_temp_str(), "U:%02X", regs.U ); break;
	case CPUINFO_STR_REGISTER + MINX_V:			sprintf( info->s = cpuintrf_temp_str(), "V:%02X", regs.V ); break;
	case CPUINFO_STR_REGISTER + MINX_F:			sprintf( info->s = cpuintrf_temp_str(), "F:%02X", regs.F ); break;
	case CPUINFO_STR_REGISTER + MINX_E:			sprintf( info->s = cpuintrf_temp_str(), "E:%02X", regs.E ); break;
	case CPUINFO_STR_REGISTER + MINX_N:			sprintf( info->s = cpuintrf_temp_str(), "N:%02X", regs.N ); break;
	case CPUINFO_STR_REGISTER + MINX_I:			sprintf( info->s = cpuintrf_temp_str(), "I:%02X", regs.I ); break;
	case CPUINFO_STR_REGISTER + MINX_XI:			sprintf( info->s = cpuintrf_temp_str(), "XI:%02X", regs.XI ); break;
	case CPUINFO_STR_REGISTER + MINX_YI:			sprintf( info->s = cpuintrf_temp_str(), "YI:%02X", regs.YI ); break;
	}
}