summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/cpu/mb88xx/mb88xx.h
blob: 3e0103b1c5cc418bebd6afaf3b690c1633d915f9 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
/***************************************************************************

    mb88xx.h
    Core implementation for the portable Fujitsu MB88xx series MCU emulator.

    Written by Ernesto Corvi

***************************************************************************/

#pragma once

#ifndef __MB88XX_H__
#define __MB88XX_H__


/***************************************************************************
    PORT ENUMERATION
***************************************************************************/

enum
{
	MB88_PORTK = 0, /* input only, 4 bits */
	MB88_PORTO,     /* output only, PLA function output */
	MB88_PORTP,     /* 4 bits */
	MB88_PORTR0,    /* R0-R3, 4 bits */
	MB88_PORTR1,    /* R4-R7, 4 bits */
	MB88_PORTR2,    /* R8-R11, 4 bits */
	MB88_PORTR3,    /* R12-R15, 4 bits */
	MB88_PORTSI     /* SI, 1 bit */
};

/***************************************************************************
    REGISTER ENUMERATION
***************************************************************************/

enum
{
	MB88_PC=1,
	MB88_PA,
	MB88_FLAGS,
	MB88_SI,
	MB88_A,
	MB88_X,
	MB88_Y,
	MB88_PIO,
	MB88_TH,
	MB88_TL,
	MB88_SB
};

#define MB88_IRQ_LINE       0


CPU_DISASSEMBLE( mb88 );


// Configure 32 byte PLA, if NULL (default) assume direct output */
#define MCFG_MB88_PLA(_pla) mb88_cpu_device::set_pla(*device, _pla);


class mb88_cpu_device : public cpu_device
{
public:
	// construction/destruction
	mb88_cpu_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
	mb88_cpu_device(const machine_config &mconfig, device_type type, const char *name, const char *tag, device_t *owner, UINT32 clock, const char *shortname, const char *source, int program_width, int data_width);

	// static configuration helpers
	static void set_pla(device_t &device, UINT8 *pla) { downcast<mb88_cpu_device &>(device).m_PLA = pla; }

	DECLARE_WRITE_LINE_MEMBER( clock_w );

protected:
	// device-level overrides
	virtual void device_start();
	virtual void device_reset();

	// device_execute_interface overrides
	virtual UINT32 execute_min_cycles() const { return 1; }
	virtual UINT32 execute_max_cycles() const { return 3; }
	virtual UINT32 execute_input_lines() const { return 1; }
	virtual void execute_run();
	virtual void execute_set_input(int inputnum, int state);
	virtual UINT64 execute_clocks_to_cycles(UINT64 clocks) const { return (clocks + 6 - 1) / 6; }
	virtual UINT64 execute_cycles_to_clocks(UINT64 cycles) const { return (cycles * 6); }

	// device_memory_interface overrides
	virtual const address_space_config *memory_space_config(address_spacenum spacenum = AS_0) const { return (spacenum == AS_PROGRAM) ? &m_program_config : ( (spacenum == AS_DATA) ? &m_data_config : ( (spacenum == AS_IO) ? &m_io_config : NULL ) ); }

	// device_state_interface overrides
	void state_string_export(const device_state_entry &entry, astring &string);
	void state_import(const device_state_entry &entry);
	void state_export(const device_state_entry &entry);

	// device_disasm_interface overrides
	virtual UINT32 disasm_min_opcode_bytes() const { return 1; }
	virtual UINT32 disasm_max_opcode_bytes() const { return 2; }
	virtual offs_t disasm_disassemble(char *buffer, offs_t pc, const UINT8 *oprom, const UINT8 *opram, UINT32 options);

private:
	address_space_config m_program_config;
	address_space_config m_data_config;
	address_space_config m_io_config;

	UINT8   m_PC;     /* Program Counter: 6 bits */
	UINT8   m_PA;     /* Page Address: 4 bits */
	UINT16  m_SP[4];  /* Stack is 4*10 bit addresses deep, but we also use 3 top bits per address to store flags during irq */
	UINT8   m_SI;     /* Stack index: 2 bits */
	UINT8   m_A;      /* Accumulator: 4 bits */
	UINT8   m_X;      /* Index X: 4 bits */
	UINT8   m_Y;      /* Index Y: 4 bits */
	UINT8   m_st;     /* State flag: 1 bit */
	UINT8   m_zf;     /* Zero flag: 1 bit */
	UINT8   m_cf;     /* Carry flag: 1 bit */
	UINT8   m_vf;     /* Timer overflow flag: 1 bit */
	UINT8   m_sf;     /* Serial Full/Empty flag: 1 bit */
	UINT8   m_nf;     /* Interrupt flag: 1 bit */

	/* Peripheral Control */
	UINT8   m_pio; /* Peripheral enable bits: 8 bits */

	/* Timer registers */
	UINT8   m_TH; /* Timer High: 4 bits */
	UINT8   m_TL; /* Timer Low: 4 bits */
	UINT8   m_TP; /* Timer Prescale: 6 bits? */
	UINT8   m_ctr; /* current external counter value */

	/* Serial registers */
	UINT8   m_SB; /* Serial buffer: 4 bits */
	UINT16  m_SBcount;    /* number of bits received */
	emu_timer *m_serial;

	/* PLA configuration */
	UINT8 * m_PLA;

	/* IRQ handling */
	UINT8 m_pending_interrupt;

	address_space *m_program;
	direct_read_data *m_direct;
	address_space *m_data;
	address_space *m_io;
	int m_icount;

	// For the debugger
	UINT16 m_debugger_pc;
	UINT8 m_debugger_flags;

	TIMER_CALLBACK_MEMBER( serial_timer );
	int pla( int inA, int inB );
	void update_pio_enable( UINT8 newpio );
	void increment_timer();
	void update_pio( int cycles );

};


class mb8841_cpu_device : public mb88_cpu_device
{
public:
    // construction/destruction
    mb8841_cpu_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
};


class mb8842_cpu_device : public mb88_cpu_device
{
public:
    // construction/destruction
    mb8842_cpu_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
};


class mb8843_cpu_device : public mb88_cpu_device
{
public:
    // construction/destruction
    mb8843_cpu_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
};


class mb8844_cpu_device : public mb88_cpu_device
{
public:
    // construction/destruction
    mb8844_cpu_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
};


extern const device_type MB88;
extern const device_type MB8841;
extern const device_type MB8842;
extern const device_type MB8843;
extern const device_type MB8844;


#endif /* __MB88XX_H__ */