summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/cpu/hcd62121/hcd62121_ops.h
blob: 8d9871e2cd95c75dd8db4d8d59e4b967d7423fda (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
#define HCD62121_MSK																		\
		{																					\
			int i;																			\
			UINT8 mskres = 1;																\
																							\
			for ( i = 0; i < size; i++ )													\
			{																				\
				if ( ( cpustate->temp1[i] & cpustate->temp2[i] ) != cpustate->temp2[i] )	\
					mskres = 0;																\
			}																				\
																							\
			if ( mskres )																	\
				cpustate->f &= ~_FLAG_Z;													\
			else																			\
				cpustate->f |= _FLAG_Z;														\
		}

#define HCD62121_IMSK																		\
		{																					\
			int i;																			\
			UINT8 mskres = 1;																\
			UINT8 set_zero = 0;																\
																							\
			for ( i = 0; i < size; i++ )													\
			{																				\
				if ( ( cpustate->temp1[i] & ~cpustate->temp2[i] ) != ~cpustate->temp2[i] )	\
					mskres = 0;																\
				if ( cpustate->temp1[i] | cpustate->temp2[i] )								\
					set_zero = 1;															\
			}																				\
																							\
			if ( set_zero )																	\
				cpustate->f |= _FLAG_Z;														\
			else																			\
				cpustate->f &= ~_FLAG_Z;													\
																							\
			if ( mskres )																	\
				cpustate->f &= ~_FLAG_C;													\
			else																			\
				cpustate->f |= _FLAG_C;														\
		}


#define HCD62121_AND															\
		{																		\
			int i;																\
			UINT8 is_zero = 1;													\
																				\
			for ( i = 0; i < size; i++ )										\
			{																	\
				cpustate->temp1[i] = cpustate->temp1[i] & cpustate->temp2[i];	\
				if ( cpustate->temp1[i] )										\
					is_zero = 0;												\
			}																	\
																				\
			if ( is_zero )														\
				cpustate->f |= _FLAG_Z;											\
			else																\
				cpustate->f &= ~_FLAG_Z;										\
																				\
			if ( cpustate->temp1[0] & 0x0f )									\
				cpustate->f &= ~_FLAG_ZL;										\
			else																\
				cpustate->f |= _FLAG_ZL;										\
																				\
			if ( cpustate->temp1[0] & 0xf0 )									\
				cpustate->f &= ~_FLAG_ZH;										\
			else																\
				cpustate->f |= _FLAG_ZH;										\
		}

#define HCD62121_OR																\
		{																		\
			int i;																\
			UINT8 is_zero = 1;													\
																				\
			for ( i = 0; i < size; i++ )										\
			{																	\
				cpustate->temp1[i] = cpustate->temp1[i] | cpustate->temp2[i];	\
				if ( cpustate->temp1[i] )										\
					is_zero = 0;												\
			}																	\
																				\
			if ( is_zero )														\
				cpustate->f |= _FLAG_Z;											\
			else																\
				cpustate->f &= ~_FLAG_Z;										\
																				\
			if ( cpustate->temp1[0] & 0x0f )									\
				cpustate->f &= ~_FLAG_ZL;										\
			else																\
				cpustate->f |= _FLAG_ZL;										\
																				\
			if ( cpustate->temp1[0] & 0xf0 )									\
				cpustate->f &= ~_FLAG_ZH;										\
			else																\
				cpustate->f |= _FLAG_ZH;										\
		}

#define HCD62121_ADD																	\
		{																				\
			int i;																		\
			UINT8 is_zero = 1, carry = 0;												\
																						\
			if ( ( cpustate->temp1[0] & 0x0f ) + ( cpustate->temp2[0] & 0x0f ) > 15 )	\
				cpustate->f |= _FLAG_CL;												\
			else																		\
				cpustate->f &= ~_FLAG_CL;												\
																						\
			for ( i = 0; i < size; i++ )												\
			{																			\
				UINT16 res = cpustate->temp1[i] + cpustate->temp2[i] + carry;			\
																						\
				cpustate->temp1[i] = res & 0xff;										\
				if ( cpustate->temp1[i] )												\
					is_zero = 0;														\
																						\
				carry = ( res & 0xff00 ) ? 1 : 0;										\
			}																			\
																						\
			if ( is_zero )																\
				cpustate->f |= _FLAG_Z;													\
			else																		\
				cpustate->f &= ~_FLAG_Z;												\
																						\
			if ( carry )																\
				cpustate->f |= _FLAG_C;													\
			else																		\
				cpustate->f &= ~_FLAG_C;												\
																						\
			if ( cpustate->temp1[0] & 0x0f )											\
				cpustate->f &= ~_FLAG_ZL;												\
			else																		\
				cpustate->f |= _FLAG_ZL;												\
																						\
			if ( cpustate->temp1[0] & 0xf0 )											\
				cpustate->f &= ~_FLAG_ZH;												\
			else																		\
				cpustate->f |= _FLAG_ZH;												\
		}

/* BCD ADD */
#define HCD62121_ADDB																	\
		{																				\
			int i;																		\
			UINT8 is_zero = 1, carry = 0;												\
																						\
			if ( ( cpustate->temp1[0] & 0x0f ) + ( cpustate->temp2[0] & 0x0f ) > 9 )	\
				cpustate->f |= _FLAG_CL;												\
			else																		\
				cpustate->f &= ~_FLAG_CL;												\
																						\
			for ( i = 0; i < size; i++ )												\
			{																			\
				UINT16 res = ( cpustate->temp1[i] & 0x0f ) + ( cpustate->temp2[i] & 0x0f ) + carry;	\
																						\
				carry = 0;																\
				if ( res > 9 )															\
				{																		\
					res += 6;															\
				}																		\
				res += ( cpustate->temp1[i] & 0xf0 ) + ( cpustate->temp2[i] & 0xf0 );	\
				if ( res > 0x9f )														\
				{																		\
					res += 0x60;														\
				}																		\
				cpustate->temp1[i] = res & 0xff;										\
				if ( cpustate->temp1[i] )												\
					is_zero = 0;														\
																						\
				carry = ( res & 0xff00 ) ? 1 : 0;										\
			}																			\
																						\
			if ( is_zero )																\
				cpustate->f |= _FLAG_Z;													\
			else																		\
				cpustate->f &= ~_FLAG_Z;												\
																						\
			if ( carry )																\
				cpustate->f |= _FLAG_C;													\
			else																		\
				cpustate->f &= ~_FLAG_C;												\
																						\
			if ( cpustate->temp1[0] & 0x0f )											\
				cpustate->f &= ~_FLAG_ZL;												\
			else																		\
				cpustate->f |= _FLAG_ZL;												\
																						\
			if ( cpustate->temp1[0] & 0xf0 )											\
				cpustate->f &= ~_FLAG_ZH;												\
			else																		\
				cpustate->f |= _FLAG_ZH;												\
		}

#define HCD62121_SUB															\
		{																		\
			int i;																\
			UINT8 is_zero = 1, carry = 0;										\
																				\
			if ( ( cpustate->temp1[0] & 0x0f ) < ( cpustate->temp2[0] & 0x0f ) )	\
				cpustate->f |= _FLAG_CL;										\
			else																\
				cpustate->f &= ~_FLAG_CL;										\
																				\
			for ( i = 0; i < size; i++ )										\
			{																	\
				UINT16 res = cpustate->temp1[i] - cpustate->temp2[i] - carry;	\
																				\
				cpustate->temp1[i] = res & 0xff;								\
				if ( cpustate->temp1[i] )										\
					is_zero = 0;												\
																				\
				carry = ( res & 0xff00 ) ? 1 : 0;								\
			}																	\
																				\
			if ( is_zero )														\
				cpustate->f |= _FLAG_Z;											\
			else																\
				cpustate->f &= ~_FLAG_Z;										\
																				\
			if ( carry )														\
				cpustate->f |= _FLAG_C;											\
			else																\
				cpustate->f &= ~_FLAG_C;										\
																				\
			if ( cpustate->temp1[0] & 0x0f )									\
				cpustate->f &= ~_FLAG_ZL;										\
			else																\
				cpustate->f |= _FLAG_ZL;										\
																				\
			if ( cpustate->temp1[0] & 0xf0 )									\
				cpustate->f &= ~_FLAG_ZH;										\
			else																\
				cpustate->f |= _FLAG_ZH;										\
		}

#define HCD62121_PUSHW(source)																		\
		{																							\
			UINT16 address = source;																\
			mem_writebyte( cpustate, ( cpustate->sseg << 16 ) | cpustate->sp, ( address ) & 0xff );	\
			cpustate->sp--;																			\
			mem_writebyte( cpustate, ( cpustate->sseg << 16 ) | cpustate->sp, ( address ) >> 8 );	\
			cpustate->sp--;																			\
		}

#define HCD62121_POPW(dest)																			\
		{																							\
			UINT16 res;																				\
			cpustate->sp++;																			\
			res = mem_readbyte( cpustate, ( cpustate->sseg << 16 ) | cpustate->sp ) << 8;			\
			cpustate->sp++;																			\
			res |= mem_readbyte( cpustate, ( cpustate->sseg << 16 ) | cpustate->sp );				\
			dest = res;																				\
		}

case 0x04:		/* mskb r1,r2 */
case 0x05:		/* mskw r1,r2 */
case 0x06:		/* mskq r1,r2 */
case 0x07:		/* mskt r1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_regreg( cpustate, size, reg1, reg2 );

		HCD62121_MSK;
	}
	break;

case 0x08:		/* shrb r1 */
case 0x09:		/* shrb r1 */
case 0x0A:		/* shrq r1 */
case 0x0B:		/* shrt r1 */
	/* Shift is a nibble shift! */
	{
		int i;
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 d1 = 0, d2 = 0;

		read_reg( cpustate, size, reg1 );

		for ( i = 0; i < size; i++ )
		{
			d1 = ( cpustate->temp1[i] & 0x0f ) << 4;
			cpustate->temp1[i] = ( cpustate->temp1[i] >> 4 ) | d2;
			d2 = d1;
		}

		write_reg( cpustate, size, reg1 );
	}
	break;

case 0x0C:		/* testb r1,r2 */
case 0x0D:		/* testw r1,r2 */
case 0x0E:		/* testq r1,r2 */
case 0x0F:		/* testt r1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_regreg( cpustate, size, reg1, reg2 );

		HCD62121_AND;
	}
	break;

case 0x14:		/* cmpb r1,r2 */
case 0x15:		/* cmpw r1,r2 */
case 0x16:		/* cmpq r1,r2 */
case 0x17:		/* cmpt r1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_regreg( cpustate, size, reg1, reg2 );

		HCD62121_SUB;
	}
	break;

case 0x18:		/* movb r1,r2 */
case 0x19:		/* movw r1,r2 */
case 0x1A:		/* movq r1,r2 */
case 0x1B:		/* movt r1,r2 */
	{
		int i;
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_regreg( cpustate, size, reg1, reg2 );

		for ( i = 0; i < size; i++ )
			cpustate->temp1[i] = cpustate->temp2[i];

		write_regreg( cpustate, size, reg1, reg2 );
	}
	break;

case 0x1C:		/* imskb r1,r2 */
case 0x1D:		/* imskw r1,r2 */
case 0x1E:		/* imskq r1,r2 */
case 0x1F:		/* imskt r1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_regreg( cpustate, size, reg1, reg2 );

		HCD62121_IMSK;
	}
	break;

case 0x20:		/* shrb r1 */
case 0x21:		/* shrw r1 */
case 0x22:		/* shrq r1 */
case 0x23:		/* shrt r1 */
	/* Shift is a single shift! */
	{
		int i;
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 d1 = 0, d2 = 0;

		read_reg( cpustate, size, reg1 );

		for ( i = 0; i < size; i++ )
		{
			d1 = ( cpustate->temp1[i] & 0x01 ) << 7;
			cpustate->temp1[i] = ( cpustate->temp1[i] >> 1 ) | d2;
			d2 = d1;
		}

		write_reg( cpustate, size, reg1 );
	}
	break;

case 0x24:		/* orb r1,r2 */
case 0x25:		/* orb r1,r2 */
case 0x26:		/* orb r1,r2 */
case 0x27:		/* orb r1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_regreg( cpustate, size, reg1, reg2 );

		HCD62121_OR;

		write_regreg( cpustate, size, reg1, reg2 );
	}
	break;

case 0x28:		/* shlb r1 */
case 0x29:		/* shlw r1 */
case 0x2A:		/* shlq r1 */
case 0x2B:		/* shlt r1 */
	/* Shift is a single shift! */
	{
		int i;
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 d1 = 0, d2 = 0;

		read_reg( cpustate, size, reg1 );

		for ( i = 0; i < size; i++ )
		{
			d1 = ( cpustate->temp1[i] & 0x80 ) >> 7;
			cpustate->temp1[i] = ( cpustate->temp1[i] << 1 ) | d2;
			d2 = d1;
		}

		write_reg( cpustate, size, reg1 );
	}
	break;

case 0x2C:		/* andb r1,r2 */
case 0x2D:		/* andw r1,r2 */
case 0x2E:		/* andq r1,r2 */
case 0x2F:		/* andt r1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_regreg( cpustate, size, reg1, reg2 );

		HCD62121_AND;

		write_regreg( cpustate, size, reg1, reg2 );
	}
	break;

case 0x34:		/* subb r1,r2 */
case 0x35:		/* subw r1,r2 */
case 0x36:		/* subq r1,r2 */
case 0x37:		/* subt r1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_regreg( cpustate, size, reg1, reg2 );

		HCD62121_SUB;

		write_regreg( cpustate, size, reg1, reg2 );
	}
	break;

case 0x38:		/* adbb r1,r2 */
case 0x39:		/* adbw r1,r2 */
case 0x3A:		/* adbq r1,r2 */
case 0x3B:		/* adbt r1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_regreg( cpustate, size, reg1, reg2 );

		HCD62121_ADDB;

		write_regreg( cpustate, size, reg1, reg2 );
	}
	break;

case 0x3C:		/* addb r1,r2 */
case 0x3D:		/* addw r1,r2 */
case 0x3E:		/* addq r1,r2 */
case 0x3F:		/* addt r1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_regreg( cpustate, size, reg1, reg2 );

		HCD62121_ADD;

		write_regreg( cpustate, size, reg1, reg2 );
	}
	break;

case 0x4C:		/* testb ir1,r2 */
case 0x4D:		/* testw ir1,r2 */
case 0x4E:		/* testq ir1,r2 */
case 0x4F:		/* testt ir1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_iregreg( cpustate, size, reg1, reg2 );

		HCD62121_AND;
	}
	break;

case 0x54:		/* cmpb ir1,r2 */
case 0x55:		/* cmpw ir1,r2 */
case 0x56:		/* cmpq ir1,r2 */
case 0x57:		/* cmpt ir1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_iregreg( cpustate, size, reg1, reg2 );

		HCD62121_SUB;
	}
	break;

case 0x58:		/* movb ir1,r2 */
case 0x59:		/* movw ir1,r2 */
case 0x5A:		/* movq ir1,r2 */
case 0x5B:		/* movt ir1,r2 */
	{
		int i;
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_iregreg( cpustate, size, reg1, reg2 );

		for ( i = 0; i < size; i++ )
			cpustate->temp1[i] = cpustate->temp2[i];

		write_iregreg( cpustate, size, reg1, reg2 );
	}
	break;

case 0x64:		/* orb ir1,r2 */
case 0x65:		/* orb ir1,r2 */
case 0x66:		/* orb ir1,r2 */
case 0x67:		/* orb ir1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_iregreg( cpustate, size, reg1, reg2 );

		HCD62121_OR;

		write_iregreg( cpustate, size, reg1, reg2 );
	}
	break;

case 0x6C:		/* andb ir1,r2 */
case 0x6D:		/* andw ir1,r2 */
case 0x6E:		/* andq ir1,r2 */
case 0x6F:		/* andt ir1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_iregreg( cpustate, size, reg1, reg2 );

		HCD62121_AND;

		write_iregreg( cpustate, size, reg1, reg2 );
	}
	break;

case 0x7C:      /* addb ir1,r2 */
case 0x7D:      /* addw ir1,r2 */
case 0x7E:      /* addq ir1,r2 */
case 0x7F:      /* addt ir1,r2 */
	{
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_iregreg( cpustate, size, reg1, reg2 );

		HCD62121_ADD;

		write_iregreg( cpustate, size, reg1, reg2 );
	}
	break;

case 0x88:		/* jump _a16 */
	cpustate->ip = ( read_op( cpustate ) << 8 ) | read_op( cpustate );
	break;

case 0x89:		/* jumpf cs:a16 */
	{
		UINT8 cs = read_op( cpustate );
		UINT8 a1 = read_op( cpustate );
		UINT8 a2 = read_op( cpustate );

		cpustate->cseg = cs;
		cpustate->ip = ( a1 << 8 ) | a2;
	}
	break;

case 0x8A:		/* call a16 */
	{
		UINT8 a1 = read_op( cpustate );
		UINT8 a2 = read_op( cpustate );

		HCD62121_PUSHW( cpustate->ip );

		cpustate->ip = ( a1 << 8 ) | a2;
	}
	break;

case 0x8C:		/* unk_8C */
case 0x8D:		/* unk_8D */
case 0x8E:		/* unk_8E */
	logerror( "%02x:%04x: unimplemented instruction %02x encountered\n", cpustate->cseg, cpustate->ip-1, op );
	break;

case 0x90:		/* retzh */
case 0x91:		/* retzl */
case 0x92:		/* retc */
case 0x93:		/* retz */
case 0x94:		/* retzc */
case 0x95:		/* retcl */
case 0x96:		/* retnc */
case 0x97:		/* retnz */
	if ( check_cond( cpustate, op ) )
		HCD62121_POPW( cpustate->ip );
	break;

case 0x98:		/* jump (r1) */
	{
		UINT8 reg1 = read_op( cpustate );
		UINT16 ad = cpustate->reg[ ( reg1 | 0x40 ) & 0x7f ] << 8;

		if ( reg1 & 0x40 )
			ad |= cpustate->reg[ ( ( reg1 - 1 ) | 0x40 ) & 0x7f ];
		else
			ad |= cpustate->reg[ ( ( reg1 + 1 ) | 0x40 ) & 0x7f ];

		cpustate->ip = ad;
	}
	break;

case 0x9F:		/* ret */
	HCD62121_POPW( cpustate->ip );
	break;

case 0xA0:		/* jmpzh a16 */
case 0xA1:		/* jmpzl a16 */
case 0xA2:		/* jmpc a16 */
case 0xA3:		/* jmpz a16 */
case 0xA4:		/* jmpzc a16 */
case 0xA5:		/* jmpcl a16 */
case 0xA6:		/* jmpnc a16 */
case 0xA7:		/* jmpnz a16 */
	{
		UINT8 a1 = read_op( cpustate );
		UINT8 a2 = read_op( cpustate );

		if ( check_cond( cpustate, op ) )
			cpustate->ip = ( a1 << 8 ) | a2;
	}
	break;

case 0xA8:		/* callzh a16 */
case 0xA9:		/* callzl a16 */
case 0xAA:		/* callc a16 */
case 0xAB:		/* callz a16 */
case 0xAC:		/* callzc a16 */
case 0xAD:		/* callcl a16 */
case 0xAE:		/* callnc a16 */
case 0xAF:		/* callnz a16 */
	{
		UINT8 a1 = read_op( cpustate );
		UINT8 a2 = read_op( cpustate );

		if ( check_cond( cpustate, op ) )
		{
			HCD62121_PUSHW( cpustate->ip );

			cpustate->ip = ( a1 << 8 ) | a2;
		}
	}
	break;

case 0xB1:		/* unk_B1 reg/i8 */
case 0xB3:		/* unk_B3 reg/i8 */
	logerror( "%02x:%04x: unimplemented instruction %02x encountered\n", cpustate->cseg, cpustate->ip-1, op );
	read_op( cpustate );
	break;

case 0xB4:		/* out koh,reg */
	io_writebyte( cpustate, HCD62121_KOH, cpustate->reg[ read_op( cpustate ) & 0x7f ] );
	break;

case 0xB5:		/* out koh,i8 */
	io_writebyte( cpustate, HCD62121_KOH, read_op( cpustate ) );
	break;

case 0xB6:		/* out kol,reg */
	io_writebyte( cpustate, HCD62121_KOL, cpustate->reg[ read_op( cpustate ) & 0x7f ] );
	break;

case 0xB7:		/* out kol,i8 */
	io_writebyte( cpustate, HCD62121_KOL, read_op( cpustate ) );
	break;

case 0xB9:		/* unk_B9 reg/i8 */
	logerror( "%02x:%04x: unimplemented instruction %02x encountered\n", cpustate->cseg, cpustate->ip-1, op );
	read_op( cpustate );
	break;

case 0xBB:		/* jmpcl? a16 */
	logerror( "%02x:%04x: unimplemented instruction %02x encountered\n", cpustate->cseg, cpustate->ip-1, op );
	{
		UINT8 a1 = read_op( cpustate );
		UINT8 a2 = read_op( cpustate );

		if ( cpustate->f & _FLAG_CL )
			cpustate->ip = ( a1 << 8 ) | a2;
	}
	break;

case 0xBF:		/* jmpncl? a16 */
	logerror( "%02x:%04x: unimplemented instruction %02x encountered\n", cpustate->cseg, cpustate->ip-1, op );
	{
		UINT8 a1 = read_op( cpustate );
		UINT8 a2 = read_op( cpustate );

		if ( ! ( cpustate->f & _FLAG_CL ) )
			cpustate->ip = ( a1 << 8 ) | a2;
	}
	break;

case 0xC0:		/* movb reg,i8 */
case 0xC1:		/* movw reg,i16 */
case 0xC2:		/* movw reg,i64 */
case 0xC3:		/* movw reg,i80 */
	{
		int i;
		int size = datasize( cpustate, op );
		UINT8 reg = read_op( cpustate );
	
		for( i = 0; i < size; i++ )
		{
			cpustate->reg[(reg + i) & 0x7f] = read_op( cpustate );
		}
	}
	break;

case 0xC4:		/* movb (lar),r1 / r1,(lar) */
case 0xC5:		/* movw (lar),r1 / r1,(lar) */
case 0xC6:		/* movq (lar),r1 / r1,(lar) */
case 0xC7:		/* movt (lar),r1 / r1,(lar) */
	{
		int i;
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );
		int pre_inc = 0;
		int post_inc = 1;

		switch( reg1 & 0x60 )
		{
		case 0x00:
			pre_inc = 0;
			post_inc = 1;
			break;
		case 0x20:
			pre_inc = 1;
			post_inc = 0;
			break;
		case 0x40:
			pre_inc = 0;
			post_inc = -1;
			break;
		case 0x60:
			pre_inc = -1;
			post_inc = 0;
			break;
		}

		if ( reg1 & 0x80 )
		{
			/* (lar) <- r1 */
			for ( i = 0; i < size; i++ )
			{
				cpustate->lar += pre_inc;
				mem_writebyte( cpustate, ( cpustate->dseg << 16 ) | cpustate->lar, cpustate->reg[ ( reg2 + i ) & 0x7f ] );
				cpustate->lar += post_inc;
			}
		}
		else
		{
			/* r1 <- (lar) */
			for ( i = 0; i < size; i++ )
			{
				cpustate->lar += pre_inc;
				cpustate->reg[ ( reg2 + i ) & 0x7f ] = mem_readbyte( cpustate, ( cpustate->dseg << 16 ) | cpustate->lar );
				cpustate->lar += post_inc;
			}
		}
	}
	break;

case 0xCC:		/* swapb ir1,r2 */
case 0xCD:		/* swapw ir1,r2 */
case 0xCE:		/* swapq ir1,r2 */
case 0xCF:		/* swapt ir1,r2? */
	{
		int i;
		int size = datasize( cpustate, op );
		UINT8 reg1 = read_op( cpustate );
		UINT8 reg2 = read_op( cpustate );

		read_iregreg( cpustate, size, reg1, reg2 );

		for ( i = 0; i < size; i++ )
		{
			UINT8 d = cpustate->temp1[i];
			cpustate->temp1[i] = cpustate->temp2[i];
			cpustate->temp2[i] = d;
		}

		write_iregreg( cpustate, size, reg1, reg2 );
		write_iregreg2( cpustate, size, reg1, reg2 );
	}
	break;

case 0xD0:		/* movb cs,reg */
	cpustate->cseg = cpustate->reg[ read_op( cpustate ) & 0x7f ];
	break;

case 0xD1:		/* movb cs,i8 */
	cpustate->cseg = read_op( cpustate );
	break;

case 0xD2:		/* movb dsize,reg */
	cpustate->dsize = cpustate->reg[ read_op( cpustate ) & 0x7f ];
	break;

case 0xD3:		/* movb dsize,i8 */
	cpustate->dsize = read_op( cpustate );
	break;

case 0xD4:		/* movb ss,reg */
	cpustate->sseg = cpustate->reg[ read_op( cpustate ) & 0x7f ];
	break;

case 0xD5:		/* movb ss,i8 */
	cpustate->sseg = read_op( cpustate );
	break;

case 0xD6:		/* movw sp,reg */
	{
		UINT8 reg1 = read_op( cpustate );

		cpustate->sp = cpustate->reg[ reg1 & 0x7f ] | ( cpustate->reg[ ( reg1 + 1 ) & 0x7f ] << 8 );
	}
	break;

case 0xD7:		/* movw sp,i16 */
	cpustate->sp = read_op( cpustate) << 8;
	cpustate->sp |= read_op( cpustate );
	break;

case 0xD8:		/* movb f,reg */
	cpustate->f = cpustate->reg[ read_op( cpustate ) & 0x7f ];
	break;

case 0xD9:		/* movb f,i8 */
	cpustate->f = read_op( cpustate );
	break;

case 0xDC:		/* movb ds,reg */
	cpustate->dseg = cpustate->reg[ read_op( cpustate ) & 0x7f ];
	break;

case 0xDD:		/* movb ds,i8 */
	cpustate->dseg = read_op( cpustate );
	break;

case 0xDE:		/* movw lar,reg */
	{
		UINT8 reg1 = read_op( cpustate );

		cpustate->lar = cpustate->reg[ reg1 & 0x7f ] | ( cpustate->reg[ ( reg1 + 1 ) & 0x7f ] << 8 );
	}
	break;

case 0xE0:		/* ld0,b? reg (in?) */
	logerror( "%02x:%04x: unimplemented instruction %02x encountered\n", cpustate->cseg, cpustate->ip-1, op );
	{
		UINT8 reg1 = read_op( cpustate );

		/* This is incorrect. _Something_ gets stored to the register */
		/* This is to hack around the testb instruction at 001039. */
		cpustate->reg[ reg1 & 0x7f ] = 0x10;
	}
	break;

case 0xE1:		/* unk_E1 reg/i8 (in?) */
	logerror( "%02x:%04x: unimplemented instruction %02x encountered\n", cpustate->cseg, cpustate->ip-1, op );
	break;

case 0xE2:		/* in kb, reg */
	cpustate->reg[ read_op( cpustate ) & 0x7f ] = io_readbyte( cpustate, HCD62121_KI );
	break;

case 0xE3:		/* unk_e3 reg/i8 (in?) */
case 0xE4:		/* unk_e4 reg/i8 (in?) */
case 0xE5:		/* unk_e5 reg/i8 (in?) */
case 0xE6:		/* unk_e6 reg/i8 (in?) */
case 0xE7:		/* unk_e7 reg/i8 (in?) */
	logerror( "%02x:%04x: unimplemented instruction %02x encountered\n", cpustate->cseg, cpustate->ip-1, op );
	read_op( cpustate );
	break;

case 0xE8:		/* movw r1,lar */
	{
		UINT8 reg1 = read_op( cpustate );

		cpustate->reg[ reg1 & 0x7f ] = cpustate->lar & 0xff;
		cpustate->reg[ ( reg1 + 1 ) & 0x7f ] = cpustate->lar >> 8;
	}
	break;

case 0xEB:		/* movw reg,ss */
	{
		UINT8 reg1 = read_op( cpustate );

		cpustate->reg[ reg1 & 0x7f ] = cpustate->sp & 0xff;
		cpustate->reg[ ( reg1 + 1 ) & 0x7f ] = cpustate->sp >> 8;
	}
	break;

case 0xEF:		/* movb reg,ss */
	cpustate->reg[ read_op( cpustate ) & 0x7f ] = cpustate->sseg;
	break;

case 0xF0:		/* unk_F0 reg/i8 (out?) */
case 0xF1:		/* unk_F1 reg/i8 (out?) */
case 0xF2:		/* unk_F2 reg/i8 (out?) */
case 0xF3:		/* unk_F3 reg/i8 (out?) */
case 0xF4:		/* unk_F4 reg/i8 (out?) */
case 0xF5:		/* unk_F5 reg/i8 (out?) */
case 0xF6:		/* unk_F6 reg/i8 (out?) */
case 0xF7:		/* unk_F7 reg/i8 (out?) */
	logerror( "%02x:%04x: unimplemented instruction %02x encountered\n", cpustate->cseg, cpustate->ip-1, op );
	read_op( cpustate );
	break;

case 0xFC:		/* unk_FC */
case 0xFD:		/* unk_FD */
case 0xFE:		/* unk_FE */
	logerror( "%02x:%04x: unimplemented instruction %02x encountered\n", cpustate->cseg, cpustate->ip-1, op );
	break;

case 0xFF:		/* nop */
	break;

default:
	/*logerror*/fatalerror( "%02x:%04x: unimplemented instruction %02x encountered\n", cpustate->cseg, cpustate->ip-1, op );
	break;