summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/cpu/h6280/h6280ops.h
blob: 087698f88c707e8ce7222536bc37e0d63234f738 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
/*****************************************************************************

    h6280ops.h - Addressing modes and opcode macros for the Hu6820 cpu

    Copyright (c) 1999 Bryan McPhail, mish@tendril.co.uk

    This source code is based (with permission!) on the 6502 emulator by
    Juergen Buchmueller.  It is released as part of the Mame emulator project.
    Let me know if you intend to use this code in any other project.

******************************************************************************/

/* 6280 flags */
#define _fC 0x01
#define _fZ 0x02
#define _fI 0x04
#define _fD 0x08
#define _fB 0x10
#define _fT 0x20
#define _fV 0x40
#define _fN 0x80

/* some shortcuts for improved readability */
#define A	h6280.a
#define X	h6280.x
#define Y	h6280.y
#define P	h6280.p
#define S	h6280.sp.b.l

#define TRANSLATED(addr)	((h6280.mmr[(addr)>>13] << 13) | ((addr)&0x1fff))
#define CHANGE_PC			do { offs_t temp = TRANSLATED(PCW); change_pc(temp); } while (0)
#define H6280_CYCLES(cyc)											\
	{																\
		h6280_ICount -= ((cyc) * h6280.clocks_per_cycle);			\
		h6280.timer_value -= ((cyc) * h6280.clocks_per_cycle);		\
	}

#if LAZY_FLAGS

#define NZ	h6280.NZ
#define SET_NZ(n)				\
	P &= ~_fT;					\
    NZ = ((n & _fN) << 8) | n

#else

#define SET_NZ(n)				\
	P = (P & ~(_fN|_fT|_fZ)) |	\
		(n & _fN) | 			\
		((n == 0) ? _fZ : 0)

#endif

#define EAL h6280.ea.b.l
#define EAH h6280.ea.b.h
#define EAW h6280.ea.w.l
#define EAD h6280.ea.d

#define ZPL h6280.zp.b.l
#define ZPH h6280.zp.b.h
#define ZPW h6280.zp.w.l
#define ZPD h6280.zp.d

#define PCL h6280.pc.b.l
#define PCH h6280.pc.b.h
#define PCW h6280.pc.w.l
#define PCD h6280.pc.d

#define CLEAR_T  \
	P &= ~_fT;

#define DO_INTERRUPT(vector)									\
{																\
	H6280_CYCLES(7);	/* 7 cycles for an int */				\
	PUSH(PCH);													\
	PUSH(PCL);													\
	COMPOSE_P(0,_fB);											\
	PUSH(P);													\
	P = (P & ~_fD) | _fI;	/* knock out D and set I flag */	\
	PCL = RDMEM(vector);										\
	PCH = RDMEM((vector+1));									\
	CHANGE_PC;													\
}

#define CHECK_AND_TAKE_IRQ_LINES 								\
	if ( h6280.nmi_state != CLEAR_LINE ) {						\
		h6280.nmi_state = CLEAR_LINE;							\
		DO_INTERRUPT(H6280_NMI_VEC);							\
	}															\
	else if( !(P & _fI) )										\
	{															\
        if ( h6280.irq_state[2] != CLEAR_LINE &&                \
			 !(h6280.irq_mask & 0x4) )							\
		{														\
 			DO_INTERRUPT(H6280_TIMER_VEC);						\
		} else													\
		if ( h6280.irq_state[0] != CLEAR_LINE &&				\
			 !(h6280.irq_mask & 0x2) )							\
		{														\
			DO_INTERRUPT(H6280_IRQ1_VEC);						\
			(*h6280.irq_callback)(0);							\
		} else													\
		if ( h6280.irq_state[1] != CLEAR_LINE &&				\
			 !(h6280.irq_mask & 0x1) )							\
		{														\
			DO_INTERRUPT(H6280_IRQ2_VEC);						\
			(*h6280.irq_callback)(1);							\
        }                                                       \
    }

#define CHECK_IRQ_LINES											\
	if ( ! h6280.irq_pending )									\
		h6280.irq_pending = 2;

/***************************************************************
 *  CHECK_VDC_VCE_PENALTY
 * The CPU inserts 1 clock delay when accessing the VDC or VCE
 * area.
 ***************************************************************/
#define CHECK_VDC_VCE_PENALTY(addr)								\
	if ( ( TRANSLATED(addr) & 0x1FF800 ) == 0x1FE000 ) {		\
		H6280_CYCLES(1);										\
	}

/***************************************************************
 *  RDMEM   read memory
 ***************************************************************/
INLINE UINT8 RDMEM(offs_t addr) {
	CHECK_VDC_VCE_PENALTY(addr);
	return program_read_byte_8(TRANSLATED(addr));
}

/***************************************************************
 *  WRMEM   write memory
 ***************************************************************/
INLINE void WRMEM(offs_t addr, UINT8 data) {
	CHECK_VDC_VCE_PENALTY(addr);
	program_write_byte_8(TRANSLATED(addr),data);
}

/***************************************************************
 *  RDMEMZ   read memory - zero page
 ***************************************************************/
#define RDMEMZ(addr) 											\
	program_read_byte_8( (h6280.mmr[1] << 13) | ((addr)&0x1fff));

/***************************************************************
 *  WRMEMZ   write memory - zero page
 ***************************************************************/
#define WRMEMZ(addr,data) 										\
	program_write_byte_8( (h6280.mmr[1] << 13) | ((addr)&0x1fff),data);

/***************************************************************
 *  RDMEMW   read word from memory
 ***************************************************************/
#define RDMEMW(addr)											\
	program_read_byte_8(TRANSLATED(addr)) \
| ( program_read_byte_8(TRANSLATED(addr+1)) << 8 )

/***************************************************************
 *  RDZPWORD    read a word from a zero page address
 ***************************************************************/
#define RDZPWORD(addr)											\
	((addr&0xff)==0xff) ?										\
		program_read_byte_8( (h6280.mmr[1] << 13) | ((addr)&0x1fff))				\
		+(program_read_byte_8( (h6280.mmr[1] << 13) | ((addr-0xff)&0x1fff))<<8) : \
		program_read_byte_8( (h6280.mmr[1] << 13) | ((addr)&0x1fff))				\
		+(program_read_byte_8( (h6280.mmr[1] << 13) | ((addr+1)&0x1fff))<<8)


/***************************************************************
 * push a register onto the stack
 ***************************************************************/
#define PUSH(Rg) program_write_byte_8( (h6280.mmr[1] << 13) | h6280.sp.d,Rg); S--

/***************************************************************
 * pull a register from the stack
 ***************************************************************/
#define PULL(Rg) S++; Rg = program_read_byte_8( (h6280.mmr[1] << 13) | h6280.sp.d)

/***************************************************************
 *  RDOP    read an opcode
 ***************************************************************/
#define RDOP()													\
	cpu_readop(TRANSLATED(PCW))

/***************************************************************
 *  RDOPARG read an opcode argument
 ***************************************************************/
#define RDOPARG()												\
	cpu_readop_arg(TRANSLATED(PCW))

/***************************************************************
 *  BRA  branch relative
 ***************************************************************/
#define BRA(cond)												\
	CLEAR_T;													\
	if (cond)													\
	{															\
		H6280_CYCLES(4);										\
		tmp = RDOPARG();										\
		PCW++;													\
		EAW = PCW + (signed char)tmp;							\
		PCD = EAD;												\
		CHANGE_PC;												\
	}															\
	else														\
	{															\
		PCW++;													\
		H6280_CYCLES(2);										\
	}

/***************************************************************
 *
 * Helper macros to build the effective address
 *
 ***************************************************************/

/***************************************************************
 *  EA = zero page address
 ***************************************************************/
#define EA_ZPG													\
	ZPL = RDOPARG();											\
	PCW++;														\
	EAD = ZPD

/***************************************************************
 *  EA = zero page address - T flag
 ***************************************************************/
#define EA_TFLG													\
	ZPL = X;													\
	EAD = ZPD

/***************************************************************
 *  EA = zero page address + X
 ***************************************************************/
#define EA_ZPX													\
	ZPL = RDOPARG() + X;										\
	PCW++;														\
	EAD = ZPD

/***************************************************************
 *  EA = zero page address + Y
 ***************************************************************/
#define EA_ZPY													\
	ZPL = RDOPARG() + Y;										\
	PCW++;														\
	EAD = ZPD

/***************************************************************
 *  EA = absolute address
 ***************************************************************/
#define EA_ABS													\
	EAL = RDOPARG();											\
	PCW++;														\
	EAH = RDOPARG();											\
	PCW++

/***************************************************************
 *  EA = absolute address + X
 ***************************************************************/
#define EA_ABX                                                  \
	EA_ABS; 													\
	EAW += X

/***************************************************************
 *  EA = absolute address + Y
 ***************************************************************/
#define EA_ABY													\
	EA_ABS; 													\
	EAW += Y

/***************************************************************
 *  EA = zero page indirect (65c02 pre indexed w/o X)
 ***************************************************************/
#define EA_ZPI													\
	ZPL = RDOPARG();											\
	PCW++;														\
	EAD = RDZPWORD(ZPD)

/***************************************************************
 *  EA = zero page + X indirect (pre indexed)
 ***************************************************************/
#define EA_IDX													\
	ZPL = RDOPARG() + X;										\
	PCW++;														\
	EAD = RDZPWORD(ZPD);

/***************************************************************
 *  EA = zero page indirect + Y (post indexed)
 ***************************************************************/
#define EA_IDY													\
	ZPL = RDOPARG();											\
	PCW++;														\
	EAD = RDZPWORD(ZPD);										\
	EAW += Y

/***************************************************************
 *  EA = indirect (only used by JMP)
 ***************************************************************/
#define EA_IND													\
	EA_ABS; 													\
	tmp = RDMEM(EAD);											\
	EAD++; 														\
	EAH = RDMEM(EAD);											\
	EAL = tmp

/***************************************************************
 *  EA = indirect plus x (only used by JMP)
 ***************************************************************/
#define EA_IAX                                                  \
	EA_ABS;														\
	EAD+=X;														\
	tmp = RDMEM(EAD);											\
	EAD++; 	 													\
	EAH = RDMEM(EAD);											\
	EAL = tmp

/* read a value into tmp */
#define RD_IMM	tmp = RDOPARG(); PCW++
#define RD_IMM2	tmp2 = RDOPARG(); PCW++
#define RD_ACC	tmp = A
#define RD_ZPG	EA_ZPG; tmp = RDMEMZ(EAD)
#define RD_ZPX	EA_ZPX; tmp = RDMEMZ(EAD)
#define RD_ZPY	EA_ZPY; tmp = RDMEMZ(EAD)
#define RD_ABS	EA_ABS; tmp = RDMEM(EAD)
#define RD_ABX	EA_ABX; tmp = RDMEM(EAD)
#define RD_ABY	EA_ABY; tmp = RDMEM(EAD)
#define RD_ZPI	EA_ZPI; tmp = RDMEM(EAD)
#define RD_IDX	EA_IDX; tmp = RDMEM(EAD)
#define RD_IDY	EA_IDY; tmp = RDMEM(EAD)
#define RD_TFL  EA_TFLG; tflagtemp = RDMEMZ(EAD)

/* write a value from tmp */
#define WR_ZPG	EA_ZPG; WRMEMZ(EAD, tmp)
#define WR_ZPX	EA_ZPX; WRMEMZ(EAD, tmp)
#define WR_ZPY	EA_ZPY; WRMEMZ(EAD, tmp)
#define WR_ABS	EA_ABS; WRMEM(EAD, tmp)
#define WR_ABX	EA_ABX; WRMEM(EAD, tmp)
#define WR_ABY	EA_ABY; WRMEM(EAD, tmp)
#define WR_ZPI	EA_ZPI; WRMEM(EAD, tmp)
#define WR_IDX	EA_IDX; WRMEM(EAD, tmp)
#define WR_IDY	EA_IDY; WRMEM(EAD, tmp)

/* write back a value from tmp to the last EA */
#define WB_ACC	A = (UINT8)tmp;
#define WB_EA	WRMEM(EAD, tmp)
#define WB_EAZ	WRMEMZ(EAD, tmp)
#define WB_TFL  WRMEMZ(EAD, tflagtemp)

/***************************************************************
 *
 * Macros to emulate the 6280 opcodes
 *
 ***************************************************************/

/***************************************************************
 * compose the real flag register by
 * including N and Z and set any
 * SET and clear any CLR bits also
 ***************************************************************/
#if LAZY_FLAGS

#define COMPOSE_P(SET,CLR)										\
	P = (P & ~(_fN | _fZ | CLR)) |								\
		(NZ >> 8) | 											\
		((NZ & 0xff) ? 0 : _fZ) |								\
		SET

#else

#define COMPOSE_P(SET,CLR)										\
	P = (P & ~CLR) | SET

#endif

/* 6280 ********************************************************
 *  ADC Add with carry
 ***************************************************************/
#define TADC 													\
	{															\
		int tflagtemp;											\
		CLEAR_T;												\
		RD_TFL;													\
		if (P & _fD)											\
		{														\
		int c = (P & _fC);										\
		int lo = (tflagtemp & 0x0f) + (tmp & 0x0f) + c; 		\
		int hi = (tflagtemp & 0xf0) + (tmp & 0xf0); 			\
			P &= ~_fC;											\
			if (lo > 0x09)										\
			{													\
				hi += 0x10; 									\
				lo += 0x06; 									\
			}													\
			if (hi > 0x90)										\
				hi += 0x60; 									\
			if (hi & 0xff00)									\
				P |= _fC;										\
			tflagtemp = (lo & 0x0f) + (hi & 0xf0);				\
			H6280_CYCLES(1);									\
		}														\
		else													\
		{														\
		int c = (P & _fC);										\
		int sum = tflagtemp + tmp + c;							\
			P &= ~(_fV | _fC);									\
			if (~(tflagtemp^tmp) & (tflagtemp^sum) & _fN)		\
				P |= _fV;										\
			if (sum & 0xff00)									\
				P |= _fC;										\
			tflagtemp = (UINT8) sum;							\
		}														\
		SET_NZ(tflagtemp);										\
		WB_TFL;													\
		H6280_CYCLES(3);										\
	}


#define ADC 													\
	if(P & _fT)													\
		TADC													\
	else {														\
		if (P & _fD)											\
		{														\
			int c = (P & _fC);									\
			int lo = (A & 0x0f) + (tmp & 0x0f) + c; 			\
			int hi = (A & 0xf0) + (tmp & 0xf0); 				\
			P &= ~_fC;											\
			if (lo > 0x09)										\
			{													\
				hi += 0x10; 									\
				lo += 0x06; 									\
			}													\
			if (hi > 0x90)										\
				hi += 0x60; 									\
			if (hi & 0xff00)									\
				P |= _fC;										\
			A = (lo & 0x0f) + (hi & 0xf0);						\
			H6280_CYCLES(1);									\
		}														\
		else													\
		{														\
			int c = (P & _fC);									\
			int sum = A + tmp + c;								\
			P &= ~(_fV | _fC);									\
			if (~(A^tmp) & (A^sum) & _fN)						\
				P |= _fV;										\
			if (sum & 0xff00)									\
				P |= _fC;										\
			A = (UINT8) sum;									\
		}														\
		SET_NZ(A);												\
	}

/* 6280 ********************************************************
 *  AND Logical and
 ***************************************************************/
#define TAND 													\
	{															\
		int tflagtemp;											\
		CLEAR_T;												\
		RD_TFL;													\
		tflagtemp = (UINT8)(tflagtemp & tmp);					\
		WB_TFL;													\
		SET_NZ(tflagtemp);										\
		H6280_CYCLES(3);										\
	}

#define AND 													\
	if(P & _fT)													\
		TAND													\
	else {														\
		A = (UINT8)(A & tmp);									\
		SET_NZ(A);												\
	}

/* 6280 ********************************************************
 *  ASL Arithmetic shift left
 ***************************************************************/
#define ASL 													\
	CLEAR_T;													\
	P = (P & ~_fC) | ((tmp >> 7) & _fC);						\
	tmp = (UINT8)(tmp << 1);									\
	SET_NZ(tmp)

/* 6280 ********************************************************
 *  BBR Branch if bit is reset
 ***************************************************************/
#define BBR(bit)                                                \
    BRA(!(tmp & (1<<bit)))

/* 6280 ********************************************************
 *  BBS Branch if bit is set
 ***************************************************************/
#define BBS(bit)                                                \
    BRA(tmp & (1<<bit))

/* 6280 ********************************************************
 *  BCC Branch if carry clear
 ***************************************************************/
#define BCC BRA(!(P & _fC))

/* 6280 ********************************************************
 *  BCS Branch if carry set
 ***************************************************************/
#define BCS BRA(P & _fC)

/* 6280 ********************************************************
 *  BEQ Branch if equal
 ***************************************************************/
#if LAZY_FLAGS
#define BEQ BRA(!(NZ & 0xff))
#else
#define BEQ BRA(P & _fZ)
#endif

/* 6280 ********************************************************
 *  BIT Bit test
 ***************************************************************/
#undef BIT
#define BIT														\
	P = (P & ~(_fN|_fV|_fT|_fZ))								\
		| ((tmp&0x80) ? _fN:0)									\
		| ((tmp&0x40) ? _fV:0)									\
		| ((tmp&A)  ? 0:_fZ)

/* 6280 ********************************************************
 *  BMI Branch if minus
 ***************************************************************/
#if LAZY_FLAGS
#define BMI BRA(NZ & 0x8000)
#else
#define BMI BRA(P & _fN)
#endif

/* 6280 ********************************************************
 *  BNE Branch if not equal
 ***************************************************************/
#if LAZY_FLAGS
#define BNE BRA(NZ & 0xff)
#else
#define BNE BRA(!(P & _fZ))
#endif

/* 6280 ********************************************************
 *  BPL Branch if plus
 ***************************************************************/
#if LAZY_FLAGS
#define BPL BRA(!(NZ & 0x8000))
#else
#define BPL BRA(!(P & _fN))
#endif

/* 6280 ********************************************************
 *  BRK Break
 *  increment PC, push PC hi, PC lo, flags (with B bit set),
 *  set I flag, reset D flag and jump via IRQ vector
 ***************************************************************/
#define BRK 													\
	logerror("BRK %04x\n",activecpu_get_pc());	\
	CLEAR_T;													\
	PCW++;														\
	PUSH(PCH);													\
	PUSH(PCL);													\
	PUSH(P);												\
	P = (P & ~_fD) | _fI;										\
	PCL = RDMEM(H6280_IRQ2_VEC); 								\
	PCH = RDMEM(H6280_IRQ2_VEC+1);								\
	CHANGE_PC

/* 6280 ********************************************************
 *  BSR Branch to subroutine
 ***************************************************************/
#define BSR 													\
	PUSH(PCH);													\
	PUSH(PCL);													\
	H6280_CYCLES(4); /* 4 cycles here, 4 in BRA */				\
	BRA(1)

/* 6280 ********************************************************
 *  BVC Branch if overflow clear
 ***************************************************************/
#define BVC BRA(!(P & _fV))

/* 6280 ********************************************************
 *  BVS Branch if overflow set
 ***************************************************************/
#define BVS BRA(P & _fV)

/* 6280 ********************************************************
 *  CLA Clear accumulator
 ***************************************************************/
#define CLA                                                     \
    CLEAR_T;													\
	A = 0

/* 6280 ********************************************************
 *  CLC Clear carry flag
 ***************************************************************/
#define CLC 													\
	CLEAR_T;													\
	P &= ~_fC

/* 6280 ********************************************************
 *  CLD Clear decimal flag
 ***************************************************************/
#define CLD 													\
	CLEAR_T;													\
	P &= ~_fD

/* 6280 ********************************************************
 *  CLI Clear interrupt flag
 ***************************************************************/
#define CLI 													\
	CLEAR_T;													\
	if( P & _fI )												\
	{															\
		P &= ~_fI;												\
		CHECK_IRQ_LINES;										\
	}


/* 6280 ********************************************************
 *  CLV Clear overflow flag
 ***************************************************************/
#define CLV 													\
	CLEAR_T;													\
	P &= ~_fV

/* 6280 ********************************************************
 *  CLX Clear index X
 ***************************************************************/
#define CLX                                                     \
	CLEAR_T;													\
    X = 0

/* 6280 ********************************************************
 *  CLY Clear index Y
 ***************************************************************/
#define CLY                                                     \
	CLEAR_T;													\
    Y = 0

/* 6280 ********************************************************
 *  CMP Compare accumulator
 ***************************************************************/
#define CMP 													\
	CLEAR_T;													\
	P &= ~_fC;													\
	if (A >= tmp)												\
		P |= _fC;												\
	SET_NZ((UINT8)(A - tmp))

/* 6280 ********************************************************
 *  CPX Compare index X
 ***************************************************************/
#define CPX 													\
	CLEAR_T;													\
	P &= ~_fC;													\
	if (X >= tmp)												\
		P |= _fC;												\
	SET_NZ((UINT8)(X - tmp))

/* 6280 ********************************************************
 *  CPY Compare index Y
 ***************************************************************/
#define CPY 													\
	CLEAR_T;													\
	P &= ~_fC;													\
	if (Y >= tmp)												\
		P |= _fC;												\
	SET_NZ((UINT8)(Y - tmp))

/* 6280 ********************************************************
 *  DEA Decrement accumulator
 ***************************************************************/
#define DEA                                                     \
	CLEAR_T;													\
	A = (UINT8)--A; 											\
    SET_NZ(A)

/* 6280 ********************************************************
 *  DEC Decrement memory
 ***************************************************************/
#define DEC 													\
	CLEAR_T;													\
	tmp = (UINT8)(tmp-1); 										\
	SET_NZ(tmp)

/* 6280 ********************************************************
 *  DEX Decrement index X
 ***************************************************************/
#define DEX 													\
	CLEAR_T;													\
	X = (UINT8)--X; 											\
	SET_NZ(X)

/* 6280 ********************************************************
 *  DEY Decrement index Y
 ***************************************************************/
#define DEY 													\
	CLEAR_T;													\
	Y = (UINT8)--Y; 											\
	SET_NZ(Y)

/* 6280 ********************************************************
 *  EOR Logical exclusive or
 ***************************************************************/
#define TEOR 													\
	{															\
		int tflagtemp;											\
		CLEAR_T;												\
		RD_TFL;													\
		tflagtemp = (UINT8)(tflagtemp ^ tmp);					\
		WB_TFL;													\
		SET_NZ(tflagtemp);										\
		H6280_CYCLES(3);										\
	}

#define EOR 													\
	if(P & _fT)													\
		TEOR													\
	else {														\
		A = (UINT8)(A ^ tmp);									\
		SET_NZ(A);												\
	}

/* 6280 ********************************************************
 *  INA Increment accumulator
 ***************************************************************/
#define INA                                                     \
	CLEAR_T;													\
	A = (UINT8)++A; 											\
    SET_NZ(A)

/* 6280 ********************************************************
 *  INC Increment memory
 ***************************************************************/
#define INC 													\
	CLEAR_T;													\
	tmp = (UINT8)(tmp+1); 										\
	SET_NZ(tmp)

/* 6280 ********************************************************
 *  INX Increment index X
 ***************************************************************/
#define INX 													\
	CLEAR_T;													\
	X = (UINT8)++X; 											\
	SET_NZ(X)

/* 6280 ********************************************************
 *  INY Increment index Y
 ***************************************************************/
#define INY 													\
	CLEAR_T;													\
	Y = (UINT8)++Y; 											\
	SET_NZ(Y)

/* 6280 ********************************************************
 *  JMP Jump to address
 *  set PC to the effective address
 ***************************************************************/
#define JMP 													\
	CLEAR_T;													\
	PCD = EAD;													\
	CHANGE_PC

/* 6280 ********************************************************
 *  JSR Jump to subroutine
 *  decrement PC (sic!) push PC hi, push PC lo and set
 *  PC to the effective address
 ***************************************************************/
#define JSR 													\
	CLEAR_T;													\
	PCW--;														\
	PUSH(PCH);													\
	PUSH(PCL);													\
	PCD = EAD;													\
	CHANGE_PC

/* 6280 ********************************************************
 *  LDA Load accumulator
 ***************************************************************/
#define LDA 													\
	CLEAR_T;													\
	A = (UINT8)tmp; 											\
	SET_NZ(A)

/* 6280 ********************************************************
 *  LDX Load index X
 ***************************************************************/
#define LDX 													\
	CLEAR_T;													\
	X = (UINT8)tmp; 											\
	SET_NZ(X)

/* 6280 ********************************************************
 *  LDY Load index Y
 ***************************************************************/
#define LDY 													\
	CLEAR_T;													\
	Y = (UINT8)tmp; 											\
	SET_NZ(Y)

/* 6280 ********************************************************
 *  LSR Logic shift right
 *  0 -> [7][6][5][4][3][2][1][0] -> C
 ***************************************************************/
#define LSR 													\
	CLEAR_T;													\
	P = (P & ~_fC) | (tmp & _fC);								\
	tmp = (UINT8)tmp >> 1;										\
	SET_NZ(tmp)

/* 6280 ********************************************************
 *  NOP No operation
 ***************************************************************/
#define NOP CLEAR_T;

/* 6280 ********************************************************
 *  ORA Logical inclusive or
 ***************************************************************/

#define TORA 													\
	{															\
		int tflagtemp;											\
		CLEAR_T;												\
		RD_TFL;													\
		tflagtemp = (UINT8)(tflagtemp | tmp);					\
		WB_TFL;													\
		SET_NZ(tflagtemp);										\
		H6280_CYCLES(3);										\
	}

#define ORA 													\
	if(P & _fT)													\
		TORA													\
	else {														\
		A = (UINT8)(A | tmp);									\
		SET_NZ(A);												\
	}

/* 6280 ********************************************************
 *  PHA Push accumulator
 ***************************************************************/
#define PHA 													\
	CLEAR_T;													\
	PUSH(A)

/* 6280 ********************************************************
 *  PHP Push processor status (flags)
 ***************************************************************/
#define PHP 													\
	CLEAR_T;													\
	COMPOSE_P(0,0); 											\
	PUSH(P)

/* 6280 ********************************************************
 *  PHX Push index X
 ***************************************************************/
#define PHX                                                     \
	CLEAR_T;													\
    PUSH(X)

/* 6280 ********************************************************
 *  PHY Push index Y
 ***************************************************************/
#define PHY                                                     \
	CLEAR_T;													\
    PUSH(Y)

/* 6280 ********************************************************
 *  PLA Pull accumulator
 ***************************************************************/
#define PLA 													\
	CLEAR_T;													\
	PULL(A);													\
	SET_NZ(A)

/* 6280 ********************************************************
 *  PLP Pull processor status (flags)
 ***************************************************************/
#if LAZY_FLAGS

#define PLP 													\
	PULL(P);													\
	P |= _fB;													\
	NZ = ((P & _fN) << 8) | 									\
		 ((P & _fZ) ^ _fZ); 									\
	CHECK_IRQ_LINES

#else

#define PLP 													\
	PULL(P); 													\
	P |= _fB;													\
	CHECK_IRQ_LINES
#endif

/* 6280 ********************************************************
 *  PLX Pull index X
 ***************************************************************/
#define PLX                                                     \
	CLEAR_T;													\
    PULL(X);													\
	SET_NZ(X)

/* 6280 ********************************************************
 *  PLY Pull index Y
 ***************************************************************/
#define PLY                                                     \
	CLEAR_T;													\
    PULL(Y);													\
	SET_NZ(Y)

/* 6280 ********************************************************
 *  RMB Reset memory bit
 ***************************************************************/
#define RMB(bit)                                                \
	CLEAR_T;													\
    tmp &= ~(1<<bit)

/* 6280 ********************************************************
 *  ROL Rotate left
 *  new C <- [7][6][5][4][3][2][1][0] <- C
 ***************************************************************/
#define ROL 													\
	CLEAR_T;													\
	tmp = (tmp << 1) | (P & _fC);								\
	P = (P & ~_fC) | ((tmp >> 8) & _fC);						\
	tmp = (UINT8)tmp;											\
	SET_NZ(tmp)

/* 6280 ********************************************************
 *  ROR Rotate right
 *  C -> [7][6][5][4][3][2][1][0] -> new C
 ***************************************************************/
#define ROR 													\
	CLEAR_T;													\
	tmp |= (P & _fC) << 8;										\
	P = (P & ~_fC) | (tmp & _fC);								\
	tmp = (UINT8)(tmp >> 1);									\
	SET_NZ(tmp)

/* 6280 ********************************************************
 *  RTI Return from interrupt
 *  pull flags, pull PC lo, pull PC hi and increment PC
 ***************************************************************/
#if LAZY_FLAGS

#define RTI 													\
	PULL(P);													\
	P |= _fB;													\
	NZ = ((P & _fN) << 8) | 									\
		 ((P & _fZ) ^ _fZ); 									\
	PULL(PCL);													\
	PULL(PCH);													\
	CHANGE_PC;													\
	CHECK_IRQ_LINES
#else

#define RTI 													\
	PULL(P);													\
	P |= _fB;													\
	PULL(PCL);													\
	PULL(PCH);													\
	CHANGE_PC;													\
	CHECK_IRQ_LINES
#endif

/* 6280 ********************************************************
 *  RTS Return from subroutine
 *  pull PC lo, PC hi and increment PC
 ***************************************************************/
#define RTS 													\
	CLEAR_T;													\
	PULL(PCL);													\
	PULL(PCH);													\
	PCW++;														\
	CHANGE_PC

/* 6280 ********************************************************
 *  SAX Swap accumulator and index X
 ***************************************************************/
#define SAX                                                     \
	CLEAR_T;													\
    tmp = X;                                                    \
    X = A;                                                      \
    A = tmp

/* 6280 ********************************************************
 *  SAY Swap accumulator and index Y
 ***************************************************************/
#define SAY                                                     \
	CLEAR_T;													\
    tmp = Y;                                                    \
    Y = A;                                                      \
    A = tmp

/* 6280 ********************************************************
 *  SBC Subtract with carry
 ***************************************************************/
#define TSBC													\
	{															\
		int tflagtemp;											\
		CLEAR_T;												\
		RD_TFL;													\
		if (P & _fD)											\
		{														\
			int c = (P & _fC) ^ _fC;							\
			int sum = tflagtemp - tmp -c;						\
			int lo = (tflagtemp & 0x0f) - (tmp & 0x0f) - c;		\
			int hi = (tflagtemp & 0xf0) - (tmp & 0xf0);			\
			P &= ~_fC;											\
			if (lo & 0xf0)										\
				lo -= 6;										\
			if (lo & 0x80)										\
				hi -= 0x10;										\
			if (hi & 0x0f00)									\
				hi -= 0x60;										\
			if ((sum & 0xff00) == 0)							\
				P |= _fC;										\
			tflagtemp = (lo & 0x0f) + (hi & 0xf0);				\
			H6280_CYCLES(1);									\
		}														\
		else													\
		{														\
			int c = (P & _fC) ^ _fC;							\
			int sum = tflagtemp - tmp - c;						\
			P &= ~(_fV | _fC);									\
			if ((tflagtemp^tmp) & (tflagtemp^sum) & _fN)		\
				P |= _fV;										\
			if ((sum & 0xff00) == 0)							\
				P |= _fC;										\
			tflagtemp = (UINT8) sum;							\
		}														\
		SET_NZ(tflagtemp);										\
		WB_TFL;													\
		H6280_CYCLES(3);										\
	}

#define SBC 													\
	if(P & _fT)													\
		TSBC													\
	else {														\
		if (P & _fD)											\
		{														\
			int c = (P & _fC) ^ _fC;							\
			int sum = A - tmp - c;								\
			int lo = (A & 0x0f) - (tmp & 0x0f) - c; 			\
			int hi = (A & 0xf0) - (tmp & 0xf0); 				\
			P &= ~_fC;											\
			if (lo & 0xf0)										\
				lo -= 6;										\
			if (lo & 0x80)										\
				hi -= 0x10; 									\
			if (hi & 0x0f00)									\
				hi -= 0x60; 									\
			if ((sum & 0xff00) == 0)							\
				P |= _fC;										\
			A = (lo & 0x0f) + (hi & 0xf0);						\
			H6280_CYCLES(1);									\
		}														\
		else													\
		{														\
			int c = (P & _fC) ^ _fC;							\
			int sum = A - tmp - c;								\
			P &= ~(_fV | _fC);									\
			if ((A^tmp) & (A^sum) & _fN)						\
				P |= _fV;										\
			if ((sum & 0xff00) == 0)							\
				P |= _fC;										\
			A = (UINT8) sum;									\
		}														\
		SET_NZ(A);												\
	}

/* 6280 ********************************************************
 *  SEC Set carry flag
 ***************************************************************/
#define SEC 													\
	CLEAR_T;													\
	P |= _fC

/* 6280 ********************************************************
 *  SED Set decimal flag
 ***************************************************************/
#define SED 													\
	CLEAR_T;													\
	P |= _fD

/* 6280 ********************************************************
 *  SEI Set interrupt flag
 ***************************************************************/
#define SEI 													\
	CLEAR_T;													\
	P |= _fI

/* 6280 ********************************************************
 *  SET Set t flag
 ***************************************************************/
#define SET 													\
	P |= _fT;													\
	logerror("%04x: WARNING H6280 SET\n",activecpu_get_pc())

/* 6280 ********************************************************
 *  SMB Set memory bit
 ***************************************************************/
#define SMB(bit)                                                \
	CLEAR_T;													\
    tmp |= (1<<bit)

/* 6280 ********************************************************
 *  ST0 Store at hardware address 0
 ***************************************************************/
#define ST0                                                     \
	CLEAR_T;													\
    io_write_byte_8(0x0000,tmp)

/* 6280 ********************************************************
 *  ST1 Store at hardware address 2
 ***************************************************************/
#define ST1                                                     \
	CLEAR_T;													\
    io_write_byte_8(0x0002,tmp)

/* 6280 ********************************************************
 *  ST2 Store at hardware address 3
 ***************************************************************/
#define ST2                                                     \
	CLEAR_T;													\
    io_write_byte_8(0x0003,tmp)

/* 6280 ********************************************************
 *  STA Store accumulator
 ***************************************************************/
#define STA 													\
	CLEAR_T;													\
	tmp = A

/* 6280 ********************************************************
 *  STX Store index X
 ***************************************************************/
#define STX 													\
	CLEAR_T;													\
	tmp = X

/* 6280 ********************************************************
 *  STY Store index Y
 ***************************************************************/
#define STY 													\
	CLEAR_T;													\
	tmp = Y

/* 6280 ********************************************************
 * STZ  Store zero
 ***************************************************************/
#define STZ                                                     \
	CLEAR_T;													\
    tmp = 0

/* H6280 *******************************************************
 *  SXY Swap index X and index Y
 ***************************************************************/
#define SXY                                                    \
	CLEAR_T;													\
    tmp = X;                                                   \
    X = Y;                                                     \
    Y = tmp

/* H6280 *******************************************************
 *  TAI Transfer Alternate Increment
 ***************************************************************/
#define TAI 													\
	CLEAR_T;													\
	from=RDMEMW(PCW);											\
	to  =RDMEMW(PCW+2);											\
	length=RDMEMW(PCW+4);										\
	PCW+=6; 													\
	alternate=0; 												\
	if (!length) length = 0x10000;								\
	H6280_CYCLES( ((6 * length) + 17) );						\
	while ((length--) != 0) { 									\
		WRMEM(to,RDMEM(from+alternate)); 						\
		to++; 													\
		alternate ^= 1; 										\
	}

/* H6280 *******************************************************
 *  TAM Transfer accumulator to memory mapper register(s)
 ***************************************************************/
#define TAM                                                     \
	CLEAR_T;													\
    if (tmp&0x01) h6280.mmr[0] = A;                             \
    if (tmp&0x02) h6280.mmr[1] = A;                             \
    if (tmp&0x04) h6280.mmr[2] = A;                             \
    if (tmp&0x08) h6280.mmr[3] = A;                             \
    if (tmp&0x10) h6280.mmr[4] = A;                             \
    if (tmp&0x20) h6280.mmr[5] = A;                             \
    if (tmp&0x40) h6280.mmr[6] = A;                             \
    if (tmp&0x80) h6280.mmr[7] = A;								\
    CHANGE_PC

/* 6280 ********************************************************
 *  TAX Transfer accumulator to index X
 ***************************************************************/
#define TAX 													\
	CLEAR_T;													\
	X = A;														\
	SET_NZ(X)

/* 6280 ********************************************************
 *  TAY Transfer accumulator to index Y
 ***************************************************************/
#define TAY 													\
	CLEAR_T;													\
	Y = A;														\
	SET_NZ(Y)

/* 6280 ********************************************************
 *  TDD Transfer Decrement Decrement
 ***************************************************************/
#define TDD 													\
	CLEAR_T;													\
	from=RDMEMW(PCW);											\
	to  =RDMEMW(PCW+2);											\
	length=RDMEMW(PCW+4);										\
	PCW+=6; 													\
	if (!length) length = 0x10000;								\
	H6280_CYCLES( ((6 * length) + 17) );						\
	while ((length--) != 0) { 									\
		WRMEM(to,RDMEM(from)); 									\
		to--; 													\
		from--;													\
	}

/* 6280 ********************************************************
 *  TIA Transfer Increment Alternate
 ***************************************************************/
#define TIA 													\
	CLEAR_T;													\
	from=RDMEMW(PCW);											\
	to  =RDMEMW(PCW+2);											\
	length=RDMEMW(PCW+4);										\
	PCW+=6; 													\
	alternate=0; 												\
	if (!length) length = 0x10000;								\
	H6280_CYCLES( ((6 * length) + 17) );						\
	while ((length--) != 0) { 									\
		WRMEM(to+alternate,RDMEM(from));						\
		from++; 												\
		alternate ^= 1; 										\
	}

/* 6280 ********************************************************
 *  TII Transfer Increment Increment
 ***************************************************************/
#define TII 													\
	CLEAR_T;													\
	from=RDMEMW(PCW);											\
	to  =RDMEMW(PCW+2);											\
	length=RDMEMW(PCW+4);										\
	PCW+=6; 													\
	if (!length) length = 0x10000;								\
	H6280_CYCLES( ((6 * length) + 17) );						\
	while ((length--) != 0) { 									\
		WRMEM(to,RDMEM(from)); 									\
		to++; 													\
		from++;													\
	}

/* 6280 ********************************************************
 *  TIN Transfer block, source increments every loop
 ***************************************************************/
#define TIN 													\
	CLEAR_T;													\
	from=RDMEMW(PCW);											\
	to  =RDMEMW(PCW+2);											\
	length=RDMEMW(PCW+4);										\
	PCW+=6; 													\
	if (!length) length = 0x10000;								\
	H6280_CYCLES( ((6 * length) + 17) );						\
	while ((length--) != 0) { 									\
		WRMEM(to,RDMEM(from)); 									\
		from++;													\
	}

/* 6280 ********************************************************
 *  TMA Transfer memory mapper register(s) to accumulator
 *  the highest bit set in tmp is the one that counts
 ***************************************************************/
#define TMA                                                     \
	CLEAR_T;													\
    if (tmp&0x01) A = h6280.mmr[0];                             \
    if (tmp&0x02) A = h6280.mmr[1];                             \
    if (tmp&0x04) A = h6280.mmr[2];                             \
    if (tmp&0x08) A = h6280.mmr[3];                             \
    if (tmp&0x10) A = h6280.mmr[4];                             \
    if (tmp&0x20) A = h6280.mmr[5];                             \
    if (tmp&0x40) A = h6280.mmr[6];                             \
    if (tmp&0x80) A = h6280.mmr[7]

/* 6280 ********************************************************
 * TRB  Test and reset bits
 ***************************************************************/
#define TRB                                                   	\
	CLEAR_T;													\
	P = (P & ~(_fN|_fV|_fT|_fZ))								\
		| ((tmp&0x80) ? _fN:0)									\
		| ((tmp&0x40) ? _fV:0)									\
		| ((tmp&~A)  ? 0:_fZ);									\
    tmp &= ~A

/* 6280 ********************************************************
 * TSB  Test and set bits
 ***************************************************************/
#define TSB                                                     \
	CLEAR_T;													\
	P = (P & ~(_fN|_fV|_fT|_fZ))								\
		| ((tmp&0x80) ? _fN:0)									\
		| ((tmp&0x40) ? _fV:0)									\
		| ((tmp|A)  ? 0:_fZ);									\
    tmp |= A

/* 6280 ********************************************************
 *  TSX Transfer stack LSB to index X
 ***************************************************************/
#define TSX 													\
	CLEAR_T;													\
	X = S;														\
	SET_NZ(X)

/* 6280 ********************************************************
 *  TST
 ***************************************************************/
#define TST														\
	P = (P & ~(_fN|_fV|_fT|_fZ))								\
		| ((tmp&0x80) ? _fN:0)									\
		| ((tmp&0x40) ? _fV:0)									\
		| ((tmp&tmp2)  ? 0:_fZ)

/* 6280 ********************************************************
 *  TXA Transfer index X to accumulator
 ***************************************************************/
#define TXA 													\
	CLEAR_T;													\
	A = X;														\
	SET_NZ(A)

/* 6280 ********************************************************
 *  TXS Transfer index X to stack LSB
 *  no flags changed (sic!)
 ***************************************************************/
#define TXS 													\
	CLEAR_T;													\
	S = X

/* 6280 ********************************************************
 *  TYA Transfer index Y to accumulator
 ***************************************************************/
#define TYA 													\
	CLEAR_T;													\
	A = Y;														\
	SET_NZ(A)

/* 6280 ********************************************************
 * CSH Set CPU in high speed mode
 ***************************************************************/
#define CSH														\
	h6280.clocks_per_cycle = 1;

/* 6280 ********************************************************
 * CSL Set CPU in low speed mode
 ***************************************************************/
#define CSL														\
	h6280.clocks_per_cycle = 3;