1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
|
// license:BSD-3-Clause
// copyright-holders:Curt Coder
/**********************************************************************
Final Expansion v3 cartridge emulation
Copyright MESS Team.
Visit http://mamedev.org for licensing and usage restrictions.
**********************************************************************/
#pragma once
#ifndef __VIC20_FE3__
#define __VIC20_FE3__
#include "emu.h"
#include "exp.h"
#include "machine/intelfsh.h"
//**************************************************************************
// TYPE DEFINITIONS
//**************************************************************************
// ======================> vic20_final_expansion_3_t
class vic20_final_expansion_3_t : public device_t,
public device_vic20_expansion_card_interface
{
public:
// construction/destruction
vic20_final_expansion_3_t(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
// optional information overrides
virtual const rom_entry *device_rom_region() const;
virtual machine_config_constructor device_mconfig_additions() const;
protected:
// device-level overrides
virtual void device_start();
virtual void device_reset();
// device_vic20_expansion_card_interface overrides
virtual UINT8 vic20_cd_r(address_space &space, offs_t offset, UINT8 data, int ram1, int ram2, int ram3, int blk1, int blk2, int blk3, int blk5, int io2, int io3);
virtual void vic20_cd_w(address_space &space, offs_t offset, UINT8 data, int ram1, int ram2, int ram3, int blk1, int blk2, int blk3, int blk5, int io2, int io3);
private:
enum
{
REG1_BLK0 = 0x01,
REG1_BLK1 = 0x02,
REG1_BLK2 = 0x04,
REG1_BLK3 = 0x08,
REG1_BLK5 = 0x10,
REG1_START = 0x00,
REG1_SUPER_ROM = 0x40,
REG1_RAM_1 = 0x80,
REG1_RAM_2 = 0xc0,
REG1_SUPER_RAM = 0xa0,
REG1_RAM_ROM = 0x60,
REG1_FLASH = 0x20,
REG1_MODE_MASK = 0xe0
};
enum
{
REG2_BLK0 = 0x01,
REG2_BLK1 = 0x02,
REG2_BLK2 = 0x04,
REG2_BLK3 = 0x08,
REG2_BLK5 = 0x10,
REG2_A13 = 0x20,
REG2_A14 = 0x40,
REG2_IO3 = 0x80
};
offs_t get_address(int bank, int block, offs_t offset);
UINT8 read_register(offs_t offset);
void write_register(offs_t offset, UINT8 data);
required_device<amd_29f040_device> m_flash_rom;
optional_shared_ptr<UINT8> m_ram;
UINT8 m_reg1;
UINT8 m_reg2;
bool m_lockbit;
};
// device type definition
extern const device_type VIC20_FE3;
#endif
|