summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/machine/mc6852.cpp
blob: af74f26516c0c6832d6f634d092c858b1c062b67 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
// license:BSD-3-Clause
// copyright-holders:Curt Coder
/**********************************************************************

    Motorola MC6852 Synchronous Serial Data Adapter emulation

**********************************************************************/

/*

    TODO:

    - FIFO flags
    - receive
    - transmit
    - parity
    - 1-sync-character mode
    - 2-sync-character mode
    - external sync mode
    - interrupts

*/

#include "emu.h"
#include "mc6852.h"

//#define VERBOSE 1
#include "logmacro.h"


//**************************************************************************
//  DEVICE DEFINITIONS
//**************************************************************************

DEFINE_DEVICE_TYPE(MC6852, mc6852_device, "mc6852", "Motorola MC6852 SSDA")



//**************************************************************************
//  LIVE DEVICE
//**************************************************************************

//-------------------------------------------------
//  mc6852_device - constructor
//-------------------------------------------------

mc6852_device::mc6852_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock) :
	device_t(mconfig, MC6852, tag, owner, clock),
	device_serial_interface(mconfig, *this),
	m_write_tx_data(*this),
	m_write_irq(*this),
	m_write_sm_dtr(*this),
	m_write_tuf(*this),
	m_rx_clock(0),
	m_tx_clock(0),
	m_cts(1),
	m_dcd(1),
	m_sm_dtr(0),
	m_tuf(0),
	m_in_sync(0)
{
}


//-------------------------------------------------
//  device_start - device-specific startup
//-------------------------------------------------

void mc6852_device::device_start()
{
	set_rcv_rate(m_rx_clock);
	set_tra_rate(m_tx_clock);

	// register for state saving
	save_item(NAME(m_status));
	save_item(NAME(m_cr));
	save_item(NAME(m_scr));
	save_item(NAME(m_tdr));
	save_item(NAME(m_tsr));
	save_item(NAME(m_rdr));
	save_item(NAME(m_rsr));
	save_item(NAME(m_cts));
	save_item(NAME(m_dcd));
	save_item(NAME(m_sm_dtr));
	save_item(NAME(m_tuf));
	save_item(NAME(m_in_sync));
}


//-------------------------------------------------
//  device_reset - device-specific reset
//-------------------------------------------------

void mc6852_device::device_reset()
{
	m_rx_fifo = std::queue<uint8_t>();
	m_tx_fifo = std::queue<uint8_t>();

	receive_register_reset();
	transmit_register_reset();

	/* reset and inhibit receiver/transmitter sections */
	m_cr[0] |= (C1_TX_RS | C1_RX_RS);
	m_cr[1] &= ~(C2_EIE | C2_PC2 | C2_PC1);
	m_status |= S_TDRA;

	/* set receiver shift register to all 1's */
	m_rsr = 0xff;
}


//-------------------------------------------------
//  tra_callback -
//-------------------------------------------------

void mc6852_device::tra_callback()
{
	m_write_tx_data(transmit_register_get_data_bit());
}


//-------------------------------------------------
//  tra_complete -
//-------------------------------------------------

void mc6852_device::tra_complete()
{
	// TODO
}

//-------------------------------------------------
//  receive_byte -
//-------------------------------------------------
void mc6852_device::receive_byte(uint8_t data)
{
	// Ignore if the receiver is in reset or sync is not enabled
	if (m_cr[0] & (C1_RX_RS | C1_CLEAR_SYNC))
		return;

	// Handle sync detection
	if (!m_in_sync)
	{
		// TODO also handle two sync codes.
		if (data == m_scr)
		{
			m_in_sync = 1;
			// TODO handle the various SM responses
		}
		return;
	}

	if ((m_cr[0] & C1_STRIP_SYNC) && (data == m_scr))
		return;

	int size = m_rx_fifo.size();

	if (size < 3)
	{
		m_rx_fifo.push(data);
		size++;
	}
	else
	{
		// Overrun.
		// TODO this should override the last data pushed
		m_status |= S_RX_OVRN;
	}

	int trigger = (m_cr[1] & C2_1_2_BYTE) ? 1 : 2;

	if (size >= trigger)
	{
		m_status |= S_RDA;
	}
}

//-------------------------------------------------
//  rcv_complete -
//-------------------------------------------------

void mc6852_device::rcv_complete()
{
	// TODO
}

//-------------------------------------------------
//  read -
//-------------------------------------------------

// TODO each RX fifo element needs an associated PE status flag, and reading
// the status register should return the PE for the last element of the fifo.

// TODO RX overrun should be cleared by reading the status register followed
// by reading the RX fifo.

uint8_t mc6852_device::read(offs_t offset)
{
	uint8_t data = 0;

	if (BIT(offset, 0))
	{
		int size = m_rx_fifo.size();
		if (size > 0)
		{
			data = m_rx_fifo.front();
			if (!machine().side_effects_disabled())
			{
				m_rx_fifo.pop();
				int trigger = (m_cr[1] & C2_1_2_BYTE) ? 1 : 2;
				if (size <= trigger)
				{
					m_status &= ~S_RDA;
				}
			}
		}
	}
	else
	{
		data = m_status;

		// TS reset inhibits the TDRA status bit (in the
		// one-sync-character and two-sync-character modes) The
		// m_status S_TDRA bit is allowed to reflect the actual fifo
		// availability, masking it here on a read of the status, so
		// that the TDRA status bit is simply unmasked here when the
		// TX is taken out of reset.
		if (m_cr[0] & C1_TX_RS)
		{
			data &= ~S_TDRA;
		}

		if (!machine().side_effects_disabled())
		{
			// TODO this might not be quite right, the datasheet
			// states that the RX overrun flag is cleared by
			// reading the status, and the RX data fifo?
			m_status &= S_RX_OVRN;
		}
	}

	return data;
}

//-------------------------------------------------
//  tx_start -
//-------------------------------------------------

// The corresponds in time to just before the first bit of the next word is
// transmitted by this device. At this time the TX shift register is loaded
// the TUF line may be asserted if there is a TX FIFO underflow.
uint8_t mc6852_device::get_tx_byte(int *tuf)
{
	if (m_cr[0] & C1_TX_RS)
	{
		// FIFO is not popped when the TX is reset, but may be loaded
		// so that it is pre-loaded when the reset is cleared.  But
		// will is send a sync code if that is enabled, of just ones?
		*tuf = 0;
		return 0xff;
	}

	int size = m_tx_fifo.size();

	if (size == 0)
	{
		// TX underflow
		if (m_cr[1] & C2_TX_SYNC)
		{
			m_status |= S_TUF;
			// TODO should the TUF callback be called, TUF is to
			// be pulsed.
			*tuf = 1;
			return m_scr;
		}

		*tuf = 0;
		return 0xff;
	}

	uint8_t data = m_tx_fifo.front();
	m_tx_fifo.pop();
	size--;

	int trigger = (m_cr[1] & C2_1_2_BYTE) ? 1 : 2;
	int available = 3 - size;

	if (available >= trigger)
	{
		m_status |= S_TDRA;
	}

	*tuf = 0;
	return data;
}


//-------------------------------------------------
//  write -
//-------------------------------------------------

void mc6852_device::write(offs_t offset, uint8_t data)
{
	if (BIT(offset, 0))
	{
		switch (m_cr[0] & C1_AC_MASK)
		{
		case C1_AC_C2: {
			/* control 2 */
			LOG("MC6852 Control 2 %02x\n", data);
			m_cr[1] = data;

			int data_bit_count = 0;
			parity_t parity = PARITY_NONE;
			stop_bits_t stop_bits = STOP_BITS_1;

			switch (data & C2_WS_MASK)
			{
			case 0: data_bit_count = 6; parity = PARITY_EVEN; break;
			case 1: data_bit_count = 6; parity = PARITY_ODD; break;
			case 2: data_bit_count = 7; parity = PARITY_NONE; break;
			case 3: data_bit_count = 8; parity = PARITY_NONE; break;
			case 4: data_bit_count = 7; parity = PARITY_EVEN; break;
			case 5: data_bit_count = 7; parity = PARITY_ODD; break;
			case 6: data_bit_count = 8; parity = PARITY_EVEN; break;
			case 7: data_bit_count = 8; parity = PARITY_ODD; break;
			}

			set_data_frame(1, data_bit_count, parity, stop_bits);

			// The fifo trigger levels may have changed, so update
			// the status bits.

			int trigger = (m_cr[1] & C2_1_2_BYTE) ? 1 : 2;

			if (m_rx_fifo.size() >= trigger)
				m_status |= S_RDA;
			else
				m_status &= ~S_RDA;

			int tx_fifo_available = 3 - m_tx_fifo.size();
			if (tx_fifo_available >= trigger)
				m_status |= S_TDRA;
			else
				m_status &= ~S_TDRA;

			break;
			}

		case C1_AC_C3:
			/* control 3 */
			LOG("MC6852 Control 3 %02x\n", data);
			m_cr[2] = data;
			if (m_cr[2] & C3_CTUF)
			{
				m_cr[2] &= ~C3_CTUF;
				m_status &= ~S_TUF;
			}
			if (m_cr[2] & C3_CTS)
			{
				m_cr[2] &= ~C3_CTS;
				m_status &= ~S_CTS;
			}
			break;

		case C1_AC_SYNC:
			/* sync code */
			LOG("MC6852 Sync Code %02x\n", data);
			m_scr = data;
			break;

		case C1_AC_TX_FIFO: {
			/* transmit data FIFO */
			int available = 3 - m_tx_fifo.size();
			if (available > 0)
			{
				LOG("MC6852 Transmit FIFO %02x\n", data);
				m_tx_fifo.push(data);
				available--;
			}
			else
			{
				LOG("MC6852 Transmit FIFO OVERFLOW %02x\n", data);
			}
			int trigger = (m_cr[1] & C2_1_2_BYTE) ? 1 : 2;
			if (available < trigger)
			{
				m_status &= ~S_TDRA;
			}
			break;
			}
		}
	}
	else
	{
		LOG("MC6852 Control 1 %02x\n", data);

		/* receiver reset */
		if (data & C1_RX_RS)
		{
			/* When Rx Rs is set, it clears the receiver
			control logic, sync logic, error logic, Rx Data FIFO Control,
			Parity Error status bit, and DCD interrupt. The Receiver Shift
			Register is set to ones.
			*/

			LOG("MC6852 Receiver Reset\n");

			m_status &= ~(S_RX_OVRN | S_PE | S_DCD | S_RDA);
			m_rsr = 0xff;
			m_rx_fifo = std::queue<uint8_t>();

			receive_register_reset();
		}

		/* transmitter reset */
		if (data & C1_TX_RS)
		{
			// When Tx Rs is set, it clears the transmitter
			// control section, Transmitter Shift Register, Tx
			// Data FIFO Control (the Tx Data FIFO can be reloaded
			// after one E clock pulse), the Transmitter Underflow
			// status bit, and the CTS interrupt.

			LOG("MC6852 Transmitter Reset\n");

			m_status &= ~(S_TUF | S_CTS);
			m_status |= S_TDRA;
			m_tx_fifo = std::queue<uint8_t>();

			transmit_register_reset();
		}

		if (data & C1_STRIP_SYNC)
			LOG("MC6852 Strip Synchronization Characters\n");

		if (data & C1_CLEAR_SYNC)
		{
			LOG("MC6852 Clear Synchronization\n");
			m_in_sync = 0;
		}

		m_cr[0] = data;
	}
}