1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
|
// license:BSD-3-Clause
// copyright-holders:smf
/*
* am53cf96.h
*
*/
#ifndef _AM53CF96_H_
#define _AM53CF96_H_
#pragma once
#include "legscsi.h"
#define MCFG_AM53CF96_IRQ_HANDLER(_devcb) \
devcb = &am53cf96_device::set_irq_handler(*device, DEVCB_##_devcb);
// 53CF96 register set
enum
{
REG_XFERCNTLOW = 0, // read = current xfer count lo byte, write = set xfer count lo byte
REG_XFERCNTMID, // read = current xfer count mid byte, write = set xfer count mid byte
REG_FIFO, // read/write = FIFO
REG_COMMAND, // read/write = command
REG_STATUS, // read = status, write = destination SCSI ID (4)
REG_IRQSTATE, // read = IRQ status, write = timeout (5)
REG_INTSTATE, // read = internal state, write = sync xfer period (6)
REG_FIFOSTATE, // read = FIFO status, write = sync offset
REG_CTRL1, // read/write = control 1
REG_CLOCKFCTR, // clock factor (write only)
REG_TESTMODE, // test mode (write only)
REG_CTRL2, // read/write = control 2
REG_CTRL3, // read/write = control 3
REG_CTRL4, // read/write = control 4
REG_XFERCNTHI, // read = current xfer count hi byte, write = set xfer count hi byte
REG_DATAALIGN // data alignment (write only)
};
class am53cf96_device : public legacy_scsi_host_adapter
{
public:
// construction/destruction
am53cf96_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
// static configuration helpers
template<class _Object> static devcb_base &set_irq_handler(device_t &device, _Object object) { return downcast<am53cf96_device &>(device).m_irq_handler.set_callback(object); }
DECLARE_READ8_MEMBER(read);
DECLARE_WRITE8_MEMBER(write);
void dma_read_data(int bytes, UINT8 *pData);
void dma_write_data(int bytes, UINT8 *pData);
protected:
// device-level overrides
virtual void device_start();
virtual void device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr);
private:
static const device_timer_id TIMER_TRANSFER = 0;
UINT8 scsi_regs[32];
UINT8 fifo[16];
UINT8 fptr;
UINT8 xfer_state;
UINT8 last_id;
emu_timer* m_transfer_timer;
devcb_write_line m_irq_handler;
};
// device type definition
extern const device_type AM53CF96;
#endif
|