summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/spc700/spc700.cpp
blob: 14c72f28c5cfdd51812e33229638859d038eb2d7 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
// license:BSD-3-Clause
// copyright-holders:R. Belmont, Karl Stenerud
/* ======================================================================== */
/* =============================== COPYRIGHT ============================== */
/* ======================================================================== */
/*

  Sony/Nintendo SPC700 CPU Emulator

  The SPC700 is 6502-based at heart but contains a lot of the extended
  opcodes of the Mitsubishi 770 and 7700 series 65xxx-based MCUs,  plus
  a few special twists borrowed from the 68000.

  It was designed by Sony's Ken Kutaragi, later the "father of the PlayStation".

  Original emulation by Anthony Kruize and Lee Hammerton.
  Substantially revised by R. Belmont.

  Thanks to Anonymous, TRAC, Brad Martin, anomie, Blargg, and everyone
  else on ZSNES Technical for probing the darker corners of the SNES
  with test programs so we have a chance at getting things accurate.

  MESS Bugzilla bugs:
  - 804 ADC sets carry too late (FIXED)
  - 805 ADDW/SUBW set V wrongly (FIXED)
  - 806 BRK should modify PSW (FIXED)
  - 807 DAA/DAS problem (FIXED)


*/
/* ======================================================================== */
/* ================================= NOTES ================================ */
/* ======================================================================== */
/*

snes mapped ports: f0-ff
Address  Function Register  R/W  When Reset          Remarks

00F0H     (test)            ---  ------             Installed in sound-CPU
00F1H     Control            W   Control = "00-000"
00F2H    Register Add.      R/W  Indeterminate      Installed in DSP
00F3H    Register Data      R/W  Indeterminate      Installed in DSP
00F4H    Port-0             R/W  Port0r = "00"      Installed in sound-CPU
                                 Port0w = "00"
00F5H    Port-1             R/W  Port1r = "00"      Installed in sound-CPU
                                 Port1w = "00"
00F6H    Port-2             R/W  Port2r = "00"      Installed in sound-CPU
                                 Port2w = "00"
00F7H    Port-3             R/W  Port3r = "00"      Installed in sound-CPU
                                 Port3w = "00"
00F8H    ------             ---  ----------         -------------------
00F9H    ------             ---  ----------         -------------------
00FAH    Timer-0             W   Indeterminate      Installed in sound-CPU
00FBH    Timer-1             W   Indeterminate      Installed in sound-CPU
00FCH    Timer-2             W   Indeterminate      Installed in sound-CPU
00FDH    Counter-0           W   Indeterminate      Installed in sound-CPU
00FEH    Counter-1           W   Indeterminate      Installed in sound-CPU
00FFH    Counter-2           W   Indeterminate      Installed in sound-CPU

*/
/* ======================================================================== */
/* ================================ INCLUDES ============================== */
/* ======================================================================== */

#include "emu.h"
#include "spc700.h"

#include "debugger.h"

#include <limits.h>


/* ======================================================================== */
/* ==================== ARCHITECTURE-DEPENDANT DEFINES ==================== */
/* ======================================================================== */

#undef int8

/* Allow for architectures that don't have 8-bit sizes */
#if UCHAR_MAX == 0xff
#define int8 char
#define MAKE_INT_8(A) (int8)((A)&0xff)
#else
#define int8   int
static inline int MAKE_INT_8(int A) {return (A & 0x80) ? A | ~0xff : A & 0xff;}
#endif /* UCHAR_MAX == 0xff */

#define MAKE_UINT_8(A) ((A)&0xff)
#define MAKE_UINT_16(A) ((A)&0xffff)

/* ======================================================================== */
/* ============================ GENERAL DEFINES =========================== */
/* ======================================================================== */

/* Bits */
#define BIT_0       0x01
#define BIT_1       0x02
#define BIT_2       0x04
#define BIT_3       0x08
#define BIT_4       0x10
#define BIT_5       0x20
#define BIT_6       0x40
#define BIT_7       0x80
#define BIT_8       0x100

/* Flag positions in Processor Status Register */
#define FLAGPOS_N       BIT_7       /* Negative             */
#define FLAGPOS_V       BIT_6       /* Overflow             */
#define FLAGPOS_P       BIT_5       /* Direct Page Selector */
#define FLAGPOS_B       BIT_4       /* Break                */
#define FLAGPOS_H       BIT_3       /* Half-carry           */
#define FLAGPOS_I       BIT_2       /* Interrupt            */
#define FLAGPOS_Z       BIT_1       /* Zero                 */
#define FLAGPOS_C       BIT_0       /* Carry                */

#define NFLAG_SET       FLAGPOS_N
#define VFLAG_SET       BIT_7
#define PFLAG_SET       BIT_8
#define BFLAG_SET       FLAGPOS_B
#define HFLAG_SET       BIT_3
#define IFLAG_SET       FLAGPOS_I
#define ZFLAG_SET       0
#define CFLAG_SET       BIT_8
#define NZFLAG_CLEAR    1
#define VFLAG_CLEAR     0
#define PFLAG_CLEAR     0
#define BFLAG_CLEAR     0
#define HFLAG_CLEAR     0
#define IFLAG_CLEAR     0
#define CFLAG_CLEAR     0

#define NMI_SET     1
#define NMI_CLEAR   0
#define IRQ_SET     IFLAG_CLEAR
#define IRQ_CLEAR   IFLAG_SET

#define STACK_PAGE  0x100               /* Stack Page Offset */

#define VECTOR_RST  0xfffe              /* Reset */
#define VECTOR_BRK  0xffde              /* Break Instruction */
#define VECTOR_IRQ  0xfffc              /* IRQ ??? what is real vector? */
#define VECTOR_NMI  0xfffa              /* NMI ??? what is real vector? */

#define REG_A       m_a     /* Accumulator */
#define REG_X       m_x     /* Index X Register */
#define REG_Y       m_y     /* Index Y Register */
#define REG_S       m_s     /* Stack Pointer */
#define REG_PC      m_pc        /* Program Counter */
#define REG_PPC     m_ppc       /* Previous Program Counter */
#define REG_P       m_p     /* Processor Status Register */
#define FLAG_NZ     m_flag_n = m_flag_z /* Negative Flag and inverted Zero flag */
#define FLAG_N      m_flag_n    /* Negative flag */
#define FLAG_Z      m_flag_z    /* Inverted Zero flag */
#define FLAG_V      m_flag_v    /* Overflow Flag */
#define FLAG_P      m_flag_p    /* Direct Page Flag */
#define FLAG_B      m_flag_b    /* BRK Instruction Flag */
#define FLAG_H      m_flag_h    /* Decimal Mode Flag */
#define FLAG_I      m_flag_i    /* Interrupt Mask Flag */
#define FLAG_C      m_flag_c    /* Carry Flag */
#define LINE_IRQ    m_line_irq  /* Status of the IRQ line */
#define LINE_NMI    m_line_nmi  /* Status of the NMI line */
#define REG_IR      m_ir        /* Instruction Register */
#define CLOCKS      m_ICount        /* Clock cycles remaining */
#define CPU_STOPPED m_stopped   /* Stopped status */

#define SRC     m_source    /* Source Operand */
#define DST     m_destination   /* Destination Operand */
#define TMP1        m_temp1 /* temporary result 1 */
#define TMP2        m_temp2 /* temporary result 2 */
#define TMP3        m_temp3 /* temporary result 3 */

#define STOP_LEVEL_STOP     1
#define STOP_LEVEL_SLEEP    2


/* ======================================================================== */
/* ============================ GENERAL MACROS ============================ */
/* ======================================================================== */

/* Condition code tests */
#define COND_CC()   (!(FLAG_C&0x100))   /* Carry Clear */
#define COND_CS()   (FLAG_C&0x100)      /* Carry Set */
#define COND_EQ()   (!FLAG_Z)           /* Equal */
#define COND_NE()   (FLAG_Z)            /* Not Equal */
#define COND_MI()   (FLAG_N&0x80)       /* Minus */
#define COND_PL()   (!(FLAG_N&0x80))    /* Plus */
#define COND_VC()   (!(FLAG_V&0x80))    /* Overflow Clear */
#define COND_VS()   (FLAG_V&0x80)       /* Overflow Set */

/* Set Overflow flag in math operations */
#define VFLAG_ADD_8(S, D, R)   ((S^R) & (D^R))
#define VFLAG_ADD_16(S, D, R) (((S^R) & (D^R))>>8)
#define VFLAG_SUB_8(S, D, R)   ((S^D) & (R^D))
#define VFLAG_SUB_16(S, D, R) (((S^D) & (R^D))>>8)

#define CFLAG_1()     ((FLAG_C>>8)&1)
#define CFLAG_AS_NOT_1() (!(FLAG_C&CFLAG_SET))

#define NZFLAG_16(A) (((A)&0x7f) | (((A)>>1)&0x40) | (((A)>>8)&0xff))
#define CFLAG_16(A)  ((A)>>8)


/* ======================================================================== */
/* ================================= MAME ================================= */
/* ======================================================================== */

#define spc700_read_8(addr) m_program->read_byte(addr)
#define spc700_write_8(addr,data) m_program->write_byte(addr,data)

#define spc700_read_8_direct(A)     spc700_read_8(A)
#define spc700_write_8_direct(A, V) spc700_write_8(A, V)
//#define spc700_read_instruction(A)    memory_decrypted_read_byte(m_program,A)
//#define spc700_read_8_immediate(A)    memory_raw_read_byte(m_program,A)
#define spc700_read_instruction(A)    m_program->read_byte(A)
#define spc700_read_8_immediate(A)    m_program->read_byte(A)
#define spc700_jumping(A)
#define spc700_branching(A)



DEFINE_DEVICE_TYPE(SPC700, spc700_device, "spc700", "SPC700")


spc700_device::spc700_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
	: cpu_device(mconfig, SPC700, tag, owner, clock)
	, m_program_config("program", ENDIANNESS_LITTLE, 8, 16, 0)
	, m_a(0)
	, m_x(0)
	, m_y(0)
	, m_s(0)
	, m_pc(0)
	, m_ppc(0)
	, m_debugger_temp(0)
{
}

std::vector<std::pair<int, const address_space_config *>> spc700_device::memory_space_config() const
{
	return std::vector<std::pair<int, const address_space_config *>> {
		std::make_pair(AS_PROGRAM, &m_program_config)
	};
}


/* ======================================================================== */
/* ============================ UTILITY MACROS ============================ */
/* ======================================================================== */

/* Use up clock cycles */
#define CLK(A) CLOCKS -= (A)
#define CLK_ALL() CLOCKS = 0


uint32_t spc700_device::read_8_normal(uint32_t address)
{
	address = MAKE_UINT_16(address);
	return spc700_read_8(address);
}

uint32_t spc700_device::read_8_immediate(uint32_t address)
{
	address = MAKE_UINT_16(address);
	return spc700_read_8_immediate(address);
}

uint32_t spc700_device::read_8_instruction(uint32_t address)
{
	address = MAKE_UINT_16(address);
	return spc700_read_instruction(address);
}

uint32_t spc700_device::read_8_direct(uint32_t address)
{
	address = MAKE_UINT_8(address) | FLAG_P;
	return spc700_read_8_direct(address);
}

void spc700_device::write_8_normal(uint32_t address, uint32_t value)
{
	address = MAKE_UINT_16(address);
	value = MAKE_UINT_8(value);
	spc700_write_8(address, value);
}

void spc700_device::write_8_direct(uint32_t address, uint32_t value)
{
	address = MAKE_UINT_8(address) | FLAG_P;
	value = MAKE_UINT_8(value);
	spc700_write_8_direct(address, value);
}


uint32_t spc700_device::read_16_normal(uint32_t address)
{
	return read_8_normal(address) | (read_8_normal(address+1)<<8);
}

uint32_t spc700_device::read_16_immediate(uint32_t address)
{
	return read_8_immediate(address) | (read_8_immediate(address+1)<<8);
}

uint32_t spc700_device::read_16_direct(uint32_t address)
{
	return read_8_direct(address) | (read_8_direct(address+1)<<8);
}

void spc700_device::write_16_direct(uint32_t address, uint32_t value)
{
	write_8_direct(address, value);
	write_8_direct(address+1, value>>8);
}

/* Low level memory access macros */
#define read_8_NORM(A)      read_8_normal(A)
#define read_8_IMM(A)       read_8_immediate(A)
#define read_8_ABS(A)       read_8_normal(A)
#define read_8_ABX(A)       read_8_normal(A)
#define read_8_ABY(A)       read_8_normal(A)
#define read_8_AXI(A)       read_8_normal(A)
#define read_8_DP(A)        read_8_direct(A)
#define read_8_DPX(A)       read_8_direct(A)
#define read_8_DPY(A)       read_8_direct(A)
#define read_8_DPI(A)       read_8_normal(A)
#define read_8_DXI(A)       read_8_normal(A)
#define read_8_DIY(A)       read_8_normal(A)
#define read_8_STK(A)       read_8_normal(A)
#define read_8_XI(A)        read_8_direct(A)
#define read_8_XII(A)       read_8_direct(A)
#define read_8_YI(A)        read_8_direct(A)


#define read_16_NORM(A)     read_16_normal(A)
#define read_16_IMM(A)      read_16_immediate(A)
#define read_16_ABS(A)      read_16_absolute(A)
#define read_16_ABX(A)      read_16_normal(A)
#define read_16_DP(A)       read_16_direct(A)
#define read_16_DPX(A)      read_16_direct(A)
#define read_16_DPY(A)      read_16_direct(A)
#define read_16_DPI(A)      read_16_normal(A)
#define read_16_VEC(A)      read_16_normal(A)
#define read_16_XI(A)       read_16_direct(A)
#define read_16_XII(A)      read_16_direct(A)
#define read_16_YI(A)       read_16_direct(A)

#define write_8_NORM(A, V)  write_8_normal(A, V)
#define write_8_IMM(A, V)   write_8_normal(A, V)
#define write_8_ABS(A, V)   write_8_normal(A, V)
#define write_8_ABX(A, V)   write_8_normal(A, V)
#define write_8_ABY(A, V)   write_8_normal(A, V)
#define write_8_AXI(A, V)   write_8_normal(A, V)
#define write_8_DP(A, V)    write_8_direct(A, V)
#define write_8_DPX(A, V)   write_8_direct(A, V)
#define write_8_DPY(A, V)   write_8_direct(A, V)
#define write_8_DPI(A, V)   write_8_normal(A, V)
#define write_8_DXI(A, V)   write_8_normal(A, V)
#define write_8_DIY(A, V)   write_8_normal(A, V)
#define write_8_STK(A, V)   write_8_normal(A, V)
#define write_8_XI(A, V)    write_8_direct(A, V)
#define write_8_XII(A, V)   write_8_direct(A, V)
#define write_8_YI(A, V)    write_8_direct(A, V)

#define write_16_NORM(A, V) write_16_normal(A, V)
#define write_16_ABS(A, V)  write_16_normal(A, V)
#define write_16_ABX(A, V)  write_16_normal(A, V)
#define write_16_ABY(A, V)  write_16_normal(A, V)
#define write_16_AXI(A, V)  write_16_normal(A, V)
#define write_16_DP(A, V)   write_16_direct(A, V)
#define write_16_DPX(A, V)  write_16_direct(A, V)
#define write_16_DPY(A, V)  write_16_direct(A, V)
#define write_16_DPI(A, V)  write_16_normal(A, V)
#define write_16_DXI(A, V)  write_16_normal(A, V)
#define write_16_DIY(A, V)  write_16_normal(A, V)
#define write_16_STK(A, V)  write_16_normal(A, V)
#define write_16_XI(A, V)   write_16_direct(A, V)
#define write_16_XII(A, V)  write_16_direct(A, V)
#define write_16_YI(A, V)   write_16_direct(A, V)


#define OPER_8_IMM()    read_8_IMM(EA_IMM())
#define OPER_8_ABS()    read_8_ABS(EA_ABS())
#define OPER_8_ABX()    read_8_ABX(EA_ABX())
#define OPER_8_ABY()    read_8_ABY(EA_ABY())
#define OPER_8_AXI()    read_8_IND(EA_IND())
#define OPER_8_DP() read_8_DP(EA_DP())
#define OPER_8_DPX()    read_8_DPX(EA_DPX())
#define OPER_8_DPY()    read_8_DPY(EA_DPY())
#define OPER_8_DPI()    read_8_DPI(EA_DPI())
#define OPER_8_DXI()    read_8_DXI(EA_DXI())
#define OPER_8_DIY()    read_8_DIY(EA_DIY())
#define OPER_8_XI() read_8_XI(EA_XI())
#define OPER_8_XII()    read_8_XI(EA_XII())
#define OPER_8_YI() read_8_YI(EA_YI())

#define OPER_16_IMM()   read_16_IMM(EA_IMM16())
#define OPER_16_ABS()   read_16_ABS(EA_ABS())
#define OPER_16_ABX()   read_16_ABX(EA_ABX())
#define OPER_16_ABY()   read_16_ABY(EA_ABY())
#define OPER_16_AXI()   read_16_IND(EA_IND())
#define OPER_16_DP()    read_16_DP(EA_DP())
#define OPER_16_DPX()   read_16_DPX(EA_DPX())
#define OPER_16_DPY()   read_16_DPY(EA_DPY())
#define OPER_16_DPI()   read_16_DPI(EA_DXI())
#define OPER_16_DXI()   read_16_DXI(EA_DXI())
#define OPER_16_DIY()   read_16_DIY(EA_DIY())
#define OPER_16_XI()    read_16_XI(EA_XI())
#define OPER_16_XII()   read_16_XI(EA_XII())
#define OPER_16_YI()    read_16_YI(EA_YI())

/* Effective Address Calculations */
uint32_t spc700_device::EA_IMM()   {return REG_PC++;}
uint32_t spc700_device::EA_IMM16() {REG_PC += 2; return REG_PC-2;}
uint32_t spc700_device::EA_ABS()   {return OPER_16_IMM();}
uint32_t spc700_device::EA_ABX()   {return EA_ABS() + REG_X;}
uint32_t spc700_device::EA_ABY()   {return EA_ABS() + REG_Y;}
uint32_t spc700_device::EA_AXI()   {return OPER_16_ABX();}
uint32_t spc700_device::EA_DP()   {return OPER_8_IMM();}
uint32_t spc700_device::EA_DPX()   {return (EA_DP() + REG_X)&0xff;}
uint32_t spc700_device::EA_DPY()   {return (EA_DP() + REG_Y)&0xff;}
uint32_t spc700_device::EA_DXI()   {return OPER_16_DPX();}
uint32_t spc700_device::EA_DIY()   {uint32_t addr = OPER_16_DP(); if((addr&0xff00) != ((addr+REG_Y)&0xff00)) CLK(1); return addr + REG_Y;}
uint32_t spc700_device::EA_XI()    {return REG_X;}
uint32_t spc700_device::EA_XII()   {uint32_t val = REG_X;REG_X = MAKE_UINT_8(REG_X+1);return val;}
uint32_t spc700_device::EA_YI()    {return REG_Y;}



/* Change the Program Counter */
void spc700_device::JUMP(uint32_t address)
{
	REG_PC = address;
	spc700_jumping(REG_PC);
}

void spc700_device::BRANCH(uint32_t offset)
{
	REG_PC = MAKE_UINT_16(REG_PC + MAKE_INT_8(offset));
	spc700_branching(REG_PC);
}


#define GET_REG_YA() (REG_A | (REG_Y<<8))

void spc700_device::SET_REG_YA(uint32_t value)
{
	REG_A = MAKE_UINT_8(value);
	REG_Y = MAKE_UINT_8(value>>8);
}

/* Get the Processor Status Register */
#define GET_REG_P()             \
	((FLAG_N & 0x80)        |   \
	((FLAG_V & 0x80) >> 1)  |   \
	(FLAG_P>>3)             |   \
	FLAG_B                  |   \
	(FLAG_H& HFLAG_SET)     |   \
	FLAG_I                  |   \
	((!FLAG_Z) << 1)        |   \
	CFLAG_1())

/* Set the Process Status Register */
void spc700_device::SET_REG_P(uint32_t value)
{
	FLAG_N = (value & 0x80);
	FLAG_Z = !(value & 2);
	FLAG_V = value<<1;
	FLAG_P = (value & FLAGPOS_P) << 3;
	FLAG_B = value & FLAGPOS_B;
	FLAG_H = value & HFLAG_SET;
	FLAG_C = value << 8;
	SET_FLAG_I(value);
}

/* Push/Pull data to/from the stack */
void spc700_device::PUSH_8(uint32_t value)
{
	write_8_STK(REG_S+STACK_PAGE, value);
	REG_S = MAKE_UINT_8(REG_S - 1);
}

uint32_t spc700_device::PULL_8()
{
	REG_S = MAKE_UINT_8(REG_S + 1);
	return read_8_STK(REG_S+STACK_PAGE);
}

void spc700_device::PUSH_16(uint32_t value)
{
	PUSH_8(value>>8);
	PUSH_8(value);
}

uint32_t spc700_device::PULL_16()
{
	uint32_t value = PULL_8();
	return value | (PULL_8()<<8);
}

void spc700_device::CHECK_IRQ()
{
	if(FLAG_I & LINE_IRQ)
		SERVICE_IRQ();
}

void spc700_device::SERVICE_IRQ()
{
	fatalerror("spc700: SERVICE_IRQ() not implemented yet!\n");
}


void spc700_device::SET_FLAG_I(uint32_t value)
{
	FLAG_I = value & IFLAG_SET;
#if !SPC700_OPTIMIZE_SNES
	CHECK_IRQ();
#endif
}

/* ======================================================================== */
/* =========================== OPERATION MACROS =========================== */
/* ======================================================================== */

#define SUBOP_ADC(A, B)                     \
	m_spc_int16 = (A) + (B) + CFLAG_1();         \
	TMP1 = ((A) & 0x0f) + (CFLAG_1());           \
	FLAG_C  = (m_spc_int16 > 0xff) ? CFLAG_SET : 0;     \
	FLAG_V =  (~((A) ^ (B))) & (((A) ^ m_spc_int16) & 0x80); \
	FLAG_H = (((m_spc_int16 & 0x0f) - TMP1) & 0x10) >> 1;   \
	FLAG_NZ = (uint8_t)m_spc_int16


/* Add With Carry */
#define OP_ADC(BCLK, MODE)                  \
			CLK(BCLK);              \
			SRC     = OPER_8_##MODE();      \
			SUBOP_ADC(SRC, REG_A);          \
			REG_A = (uint8_t)m_spc_int16;


/* Add With Carry to memory */
#define OP_ADCM(BCLK, SMODE, DMODE)             \
			CLK(BCLK);              \
			SRC     = OPER_8_##SMODE();     \
			DST     = EA_##DMODE();         \
			SUBOP_ADC(SRC, read_8_##DMODE(DST));    \
			write_8_##DMODE(DST, (uint8_t)m_spc_int16)

/* Add word */
#define OP_ADDW(BCLK)                       \
			CLK(BCLK);              \
			SRC = OPER_16_DP();         \
			DST = GET_REG_YA();         \
			TMP1 = ((SRC) & 0xff) + ((DST) & 0xff); \
			TMP2 = (TMP1 > 0xff) ? 1 : 0;       \
			TMP3 = ((SRC) >> 8) + ((DST) >> 8) + TMP2;  \
			m_spc_int16 = ((TMP1 & 0xff) + (TMP3 << 8)) & 0xffff;   \
			FLAG_C = (TMP3 > 0xff) ? CFLAG_SET : 0; \
			FLAG_H = ((unsigned) ((((DST) >> 8) & 0x0F) + \
				(((SRC) >> 8) & 0x0F) + TMP2)) > 0x0F ? HFLAG_SET : 0; \
			FLAG_V = (~((DST) ^ (SRC)) & ((SRC) ^ (uint16_t) m_spc_int16) & 0x8000) ? VFLAG_SET : 0; \
			FLAG_Z = (m_spc_int16 != 0);        \
			FLAG_N = (m_spc_int16>>8);      \
			SET_REG_YA(m_spc_int16);

/* Logical AND with accumulator */
#define OP_AND(BCLK, MODE)                                                  \
			CLK(BCLK);                                                      \
			FLAG_NZ = REG_A &= OPER_8_##MODE()

/* Logical AND operand */
#define OP_ANDM(BCLK, SMODE, DMODE)                                         \
			CLK(BCLK);                                                      \
			FLAG_NZ = OPER_8_##SMODE();                                     \
			DST     = EA_##DMODE();                                         \
			FLAG_NZ &= read_8_##DMODE(DST);                                 \
			write_8_##DMODE(DST, FLAG_NZ)

/* Logical AND bit to C */
#define OP_AND1(BCLK)                                                       \
			CLK(BCLK);                                                      \
			DST = EA_IMM16();                                               \
			if(FLAG_C & CFLAG_SET)                                          \
			{                                                               \
				DST = read_16_IMM(DST);                                     \
				SRC = 1 << (DST >> 13);                                     \
				DST &= 0x1fff;                                              \
				if(!(read_8_NORM(DST) & SRC))                               \
					FLAG_C = CFLAG_CLEAR;                                   \
			}

/* AND negated bit to C */
#define OP_ANDN1(BCLK)                                                      \
			CLK(BCLK);                                                      \
			DST = EA_IMM16();                                               \
			if(FLAG_C & CFLAG_SET)                                          \
			{                                                               \
				DST = read_16_IMM(DST);                                     \
				SRC = 1 << (DST >> 13);                                     \
				DST &= 0x1fff;                                              \
				if(read_8_NORM(DST) & SRC)                                  \
					FLAG_C = CFLAG_CLEAR;                                   \
			}

/* Arithmetic Shift Left accumulator */
#define OP_ASL(BCLK)                                                        \
			CLK(BCLK);                                                      \
			FLAG_C  = REG_A << 1;                                           \
			FLAG_NZ = REG_A = MAKE_UINT_8(FLAG_C)

/* Arithmetic Shift Left operand */
#define OP_ASLM(BCLK, MODE)                                                 \
			CLK(BCLK);                                                      \
			DST     = EA_##MODE();                                          \
			FLAG_C  = read_8_##MODE(DST) << 1;                              \
			FLAG_NZ = MAKE_UINT_8(FLAG_C);                                  \
			write_8_##MODE(DST, FLAG_NZ)

/* Branch if Bit Reset */
#define OP_BBC(BCLK, BIT)                                                   \
			CLK(BCLK);                                                      \
			SRC     = OPER_8_DP();                                          \
			DST     = OPER_8_IMM();                                         \
			if(!(SRC & BIT))                                                \
			{                                                               \
				CLK(2);                                                     \
				BRANCH(DST);                                              \
			}

/* Branch if Bit Set */
#define OP_BBS(BCLK, BIT)                                                   \
			CLK(BCLK);                                                      \
			SRC     = OPER_8_DP();                                          \
			DST     = OPER_8_IMM();                                         \
			if(SRC & BIT)                                                   \
			{                                                               \
				CLK(2);                                                     \
				BRANCH(DST);                                              \
			}

/* Branch on Condition Code */
#define OP_BCC(BCLK, COND)                                                  \
			CLK(BCLK);                                                      \
			DST     = OPER_8_IMM();                                         \
			if(COND)                                                        \
			{                                                               \
				CLK(2);                                                     \
				BRANCH(DST);                                              \
			}

/* Branch Unconditional */
/* speed up busy loops */
#define OP_BRA(BCLK)                                                        \
			CLK(BCLK);                                                      \
			BRANCH(OPER_8_IMM());                                         \
			if(REG_PC == REG_PPC)                                           \
				CLK_ALL()

/* Cause a Break interrupt */
#define OP_BRK(BCLK)                                                        \
			CLK(BCLK);                                                      \
			PUSH_16(REG_PC);                                              \
			PUSH_8(GET_REG_P());                                      \
			FLAG_B |= FLAGPOS_B;                                                \
			FLAG_I = IFLAG_CLEAR;                                               \
			JUMP(read_16_VEC(VECTOR_BRK))

/* Call subroutine */
#define OP_CALL(BCLK)                                                       \
			CLK(BCLK);                                                      \
			DST     = EA_ABS();                                             \
			PUSH_16(REG_PC);                                              \
			JUMP(DST)

/* Compare accumulator and branch if not equal */
#define OP_CBNE(BCLK, MODE)                                                 \
			CLK(BCLK);                                                      \
			SRC     = OPER_8_##MODE();                                      \
			DST     = EA_IMM();                                             \
			if(SRC != REG_A)                                                \
			{                                                               \
				CLK(2);                                                     \
				BRANCH(read_8_IMM(DST));                                  \
			}

/* Clear Carry flag */
#define OP_CLRC(BCLK)                                                       \
			CLK(BCLK);                                                      \
			FLAG_C  = CFLAG_CLEAR

/* Clear Memory Bit */
#define OP_CLR(BCLK, BIT)                                                   \
			CLK(BCLK);                                                      \
			DST     = EA_DP();                                              \
			SRC     = read_8_DP(DST) & ~BIT;                                \
			write_8_DP(DST, SRC)

/* Clear Overflow flag (also clears half-carry) */
#define OP_CLRV(BCLK)                                                       \
			CLK(BCLK);      \
			FLAG_V = VFLAG_CLEAR;   \
			FLAG_H = 0;

/* Clear the Page flag */
#define OP_CLRP(BCLK)                                                       \
			CLK(BCLK);                                                      \
			FLAG_P  = PFLAG_CLEAR

/* Compare operand to register */
#define OP_CMPR(BCLK, REG, MODE)                                            \
			CLK(BCLK);              \
			SRC     = OPER_8_##MODE();      \
			m_spc_int16 = (short)REG - (short)SRC;  \
			FLAG_C  = (m_spc_int16 >= 0) ? CFLAG_SET : 0;   \
			FLAG_NZ = MAKE_UINT_8(m_spc_int16);

/* Compare memory */
#define OP_CMPM(BCLK, SMODE, DMODE)                                         \
			CLK(BCLK);              \
			SRC     = OPER_8_##SMODE();     \
			m_spc_int16 = (short)OPER_8_##DMODE() - (short)SRC; \
			FLAG_C  = (m_spc_int16 >= 0) ? CFLAG_SET : 0;    \
			FLAG_NZ = MAKE_UINT_8(m_spc_int16);

/* Compare word */
#define OP_CMPW(BCLK, MODE)                                                 \
			CLK(BCLK);                                                      \
			SRC     = OPER_16_##MODE();                                     \
			m_spc_int32 = (int)GET_REG_YA() - (int)SRC;                             \
			FLAG_C  = (m_spc_int32 >= 0) ? CFLAG_SET : 0;                                   \
			FLAG_NZ = NZFLAG_16(m_spc_int32);

/* Decimal adjust for addition */
#define OP_DAA(BCLK)                    \
			CLK(BCLK);              \
			SRC = REG_A;            \
			if (((SRC & 0x0f) > 9) || (FLAG_H & HFLAG_SET)) \
			{               \
				REG_A += 6;     \
				if (REG_A < 6)      \
				{           \
					FLAG_C = CFLAG_SET; \
				}           \
			}               \
			if ((SRC > 0x99) || (FLAG_C & CFLAG_SET))   \
			{               \
				REG_A += 0x60;      \
				FLAG_C = CFLAG_SET; \
			}               \
			FLAG_NZ = REG_A = MAKE_UINT_8(REG_A);

/* Decimal adjust for subtraction */
#define OP_DAS(BCLK)                                                        \
			CLK(BCLK);          \
			SRC = REG_A;            \
			if (!(FLAG_H & HFLAG_SET) || ((SRC & 0xf) > 9)) \
			{               \
				REG_A -= 6;     \
			}               \
			if (!(FLAG_C & CFLAG_SET) || (SRC > 0x99))  \
			{               \
				REG_A -= 0x60;      \
				FLAG_C = 0;     \
			}               \
			FLAG_NZ = REG_A = MAKE_UINT_8(REG_A)

/* Decrement register and branch if not zero */
/* speed up busy loops */
#define OP_DBNZR(BCLK)                                                      \
			CLK(BCLK);                                                      \
			REG_Y  = MAKE_UINT_8(REG_Y - 1);                                \
			DST    = EA_IMM();                                              \
			if(REG_Y != 0)                                                  \
			{                                                               \
				CLK(2);                                                     \
				BRANCH(read_8_IMM(DST));                                  \
			}

/* Decrement operand and branch if not zero */
/* Speed up busy loops but do reads/writes for compatibility */
#define OP_DBNZM(BCLK)                                                      \
			CLK(BCLK);                                                      \
			DST     = EA_DP();                                              \
			SRC     = MAKE_UINT_8(read_8_DP(DST) - 1);                      \
			write_8_DP(DST, SRC);                                           \
			DST = EA_IMM();                                                 \
			if(SRC != 0)                                                    \
			{                                                               \
				CLK(2);                                                     \
				BRANCH(read_8_IMM(DST));                                  \
			}

/* Decrement register */
#define OP_DECR(BCLK, REG)                                                  \
			CLK(BCLK);                                                      \
			FLAG_NZ = REG = MAKE_UINT_8(REG - 1)

/* Decrement operand */
#define OP_DECM(BCLK, MODE)                                                 \
			CLK(BCLK);                                                      \
			DST     = EA_##MODE();                                          \
			FLAG_NZ = MAKE_UINT_8(read_8_##MODE(DST) - 1);                  \
			write_8_##MODE(DST, FLAG_NZ)

/* Decrement word */
#define OP_DECW(BCLK)                                                       \
			CLK(BCLK);                                                      \
			DST     = EA_DP();                                              \
			FLAG_NZ = MAKE_UINT_16(read_16_DP(DST) - 1);                    \
			write_16_DP(DST, FLAG_Z);                                       \
			FLAG_NZ = NZFLAG_16(FLAG_Z)

/* Disable interrupts */
#define OP_DI(BCLK)                                                         \
			CLK(BCLK);                                                      \
			FLAG_I  = IFLAG_CLEAR

/* Divide - should be almost exactly how the hardware works */
#define OP_DIV(BCLK)                                                        \
			CLK(BCLK);      \
			TMP1 = SRC = GET_REG_YA();  \
			TMP2 = (REG_X << 9);    \
			FLAG_H = 0; \
			if ((REG_Y & 0xf) >= (REG_X & 0xf)) FLAG_H = HFLAG_SET; \
			for (TMP3 = 0; TMP3 < 9; TMP3++)    \
			{           \
				TMP1 <<= 1; \
				if (TMP1 & 0x20000) TMP1 = (TMP1 & 0x1ffff) | 1;    \
				if (TMP1 >= TMP2) TMP1 ^= 1;    \
				if (TMP1 & 1) TMP1 = ((TMP1 - TMP2) & 0x1ffff); \
			}           \
			FLAG_V = (TMP1 & 0x100) ? VFLAG_SET : 0;    \
			SET_REG_YA((((TMP1 >> 9) & 0xff) << 8) + (TMP1 & 0xff));  \
			FLAG_NZ = MAKE_UINT_8(GET_REG_YA());

/* Enable interrupts */
#define OP_EI(BCLK)                                                         \
			CLK(BCLK);                                                      \
			FLAG_I  = IFLAG_SET

/* Exclusive Or operand to accumulator */
#define OP_EOR(BCLK, MODE)                                                  \
			CLK(BCLK);                                                      \
			FLAG_NZ = REG_A ^= OPER_8_##MODE()

/* Logical EOR operand */
#define OP_EORM(BCLK, SMODE, DMODE)                                         \
			CLK(BCLK);                                                      \
			FLAG_NZ = OPER_8_##SMODE();                                     \
			DST     = EA_##DMODE();                                         \
			FLAG_NZ ^= read_8_##DMODE(DST);                                 \
			write_8_##DMODE(DST, FLAG_NZ)

/* Exclusive OR bit to C */
#define OP_EOR1(BCLK)                                                       \
			CLK(BCLK);                                                      \
			DST     = OPER_16_IMM();                                        \
			SRC     = 1 << (DST >> 13);                                     \
			DST     &= 0x1fff;                                              \
			if(read_8_NORM(DST) & SRC)                                      \
				FLAG_C = ~FLAG_C

/* Increment register */
#define OP_INCR(BCLK, REG)                                                  \
			CLK(BCLK);                                                      \
			FLAG_NZ = REG = MAKE_UINT_8(REG + 1)

/* Increment operand */
#define OP_INCM(BCLK, MODE)                                                 \
			CLK(BCLK);                                                      \
			DST     = EA_##MODE();                                          \
			FLAG_NZ = MAKE_UINT_8(read_8_##MODE(DST) + 1);                  \
			write_8_##MODE(DST, FLAG_NZ)

/* Increment word */
#define OP_INCW(BCLK)                                                       \
			CLK(BCLK);                                                      \
			DST     = EA_DP();                                              \
			FLAG_NZ = MAKE_UINT_16(read_16_DP(DST) + 1);                    \
			write_16_DP(DST, FLAG_Z);                                       \
			FLAG_NZ = NZFLAG_16(FLAG_Z)

/* Jump */
/* If we're in a busy loop, eat all clock cycles */
#define OP_JMP(BCLK, MODE)                                                  \
			CLK(BCLK);                                                      \
			JUMP(EA_##MODE());                                                \
			if(REG_PC == REG_PPC)                                           \
				CLK_ALL()

/* Jump to Subroutine */
#define OP_JSR(BCLK, MODE)                                                  \
			CLK(BCLK);                                                      \
			PUSH_16(REG_PC);                                              \
			JUMP(EA_##MODE())

/* Logical Shift Right accumulator */
#define OP_LSR(BCLK)                                                        \
			CLK(BCLK);                                                      \
			FLAG_C = REG_A << 8;                                            \
			FLAG_NZ = REG_A >>= 1

/* Logical Shift Right operand */
#define OP_LSRM(BCLK, MODE)                                                 \
			CLK(BCLK);                                                      \
			DST     = EA_##MODE();                                          \
			FLAG_NZ = read_8_##MODE(DST);                                   \
			FLAG_C  = FLAG_N << 8;                                          \
			FLAG_NZ >>= 1;                                                  \
			write_8_##MODE(DST, FLAG_NZ)

/* Move from register to register */
#define OP_MOVRR(BCLK, SREG, DREG)                                          \
			CLK(BCLK);                                                      \
			FLAG_NZ = DREG = SREG

/* Move from register to memory */
#define OP_MOVRM(BCLK, SREG, DMODE)                                         \
			CLK(BCLK);                                                      \
			write_8_##DMODE(EA_##DMODE(), SREG)

/* Move from memory to register */
#define OP_MOVMR(BCLK, SMODE, DREG)                                         \
			CLK(BCLK);                                                      \
			FLAG_NZ = DREG = OPER_8_##SMODE()

/* Move from memory to memory */
#define OP_MOVMM(BCLK, SMODE, DMODE)                                        \
			CLK(BCLK);                                                      \
			SRC     = OPER_8_##SMODE();                                     \
			DST     = EA_##DMODE();                                         \
			write_8_##DMODE(DST, SRC)

/* Move word register to memory */
#define OP_MOVWRM(BCLK)                                                     \
			CLK(BCLK);                                                      \
			write_16_DP(EA_DP(), GET_REG_YA())

/* Move word memory to register */
#define OP_MOVWMR(BCLK)                                                     \
			CLK(BCLK);                                                      \
			FLAG_NZ = OPER_16_DP();                                         \
			SET_REG_YA(FLAG_Z);                                           \
			FLAG_NZ = NZFLAG_16(FLAG_Z)

/* Move from Stack pointer to X */
#define OP_MOVSX(BCLK)                                                      \
			CLK(BCLK);                                                      \
			FLAG_NZ = REG_X = REG_S

/* Move from X to Stack pointer */
#define OP_MOVXS(BCLK)                                                      \
			CLK(BCLK);                                                      \
			REG_S  = REG_X

/* Move bit from memory to C */
#define OP_MOV1C(BCLK)                                                      \
			CLK(BCLK);                                                      \
			DST     = OPER_16_IMM();                                        \
			SRC     = 1 << (DST >> 13);                                     \
			DST     &= 0x1fff;                                              \
			FLAG_C  = ((read_8_NORM(DST) & SRC) != 0) << 8

/* Move bit from C to memory */
#define OP_MOV1M(BCLK)                                                      \
			CLK(BCLK);                                                      \
			DST     = OPER_16_IMM();                                        \
			SRC     = 1 << (DST >> 13);                                     \
			DST     &= 0x1fff;                                              \
			if(FLAG_C & CFLAG_SET)                                          \
				write_8_NORM(DST, read_8_NORM(DST) | SRC);                  \
			else                                                            \
				write_8_NORM(DST, read_8_NORM(DST) & ~SRC)


/* Multiply A and Y and store result in YA */
#define OP_MUL(BCLK)                                                        \
			CLK(BCLK);          \
			SRC = REG_Y * REG_A;        \
			REG_A = MAKE_UINT_8(SRC);   \
			FLAG_NZ = REG_Y = SRC >> 8;

/* No Operation */
#define OP_NOP(BCLK)                                                        \
			CLK(BCLK)

/* Invert the C flag */
#define OP_NOTC(BCLK)                                                       \
			CLK(BCLK);                                                      \
			FLAG_C  = ~FLAG_C

/* NOT bit */
#define OP_NOT1(BCLK)                                                       \
			CLK(BCLK);                                                      \
			DST     = OPER_16_IMM();                                        \
			SRC     = 1 << (DST >> 13);                                     \
			DST     &= 0x1fff;                                              \
			write_8_NORM(DST, read_8_NORM(DST) ^ SRC)

/* Logical OR operand to accumulator */
#define OP_OR(BCLK, MODE)                                                   \
			CLK(BCLK);                                                      \
			FLAG_NZ = REG_A |= OPER_8_##MODE()

/* Logical OR operand */
#define OP_ORM(BCLK, SMODE, DMODE)                                          \
			CLK(BCLK);                                                      \
			FLAG_NZ = OPER_8_##SMODE();                                     \
			DST     = EA_##DMODE();                                         \
			FLAG_NZ |= read_8_##DMODE(DST);                                 \
			write_8_##DMODE(DST, FLAG_NZ)

/* Logical OR bit to C */
#define OP_OR1(BCLK)                                                        \
			CLK(BCLK);                                                      \
			DST = EA_IMM16();                                               \
			if(!(FLAG_C & CFLAG_SET))                                       \
			{                                                               \
				DST = read_16_IMM(DST);                                     \
				SRC = 1 << (DST >> 13);                                     \
				DST &= 0x1fff;                                              \
				if(read_8_NORM(DST) & SRC)                                  \
					FLAG_C = CFLAG_SET;                                     \
			}

/* OR negated bit to C */
#define OP_ORN1(BCLK)                                                       \
			CLK(BCLK);                                                      \
			DST = EA_IMM16();                                               \
			if(!(FLAG_C & CFLAG_SET))                                       \
			{                                                               \
				DST = read_16_IMM(DST);                                     \
				SRC = 1 << (DST >> 13);                                     \
				DST &= 0x1fff;                                              \
				if(!(read_8_NORM(DST) & SRC))                               \
					FLAG_C = CFLAG_SET;                                     \
			}

/* UPage Call */
#define OP_PCALL(BCLK)                                                      \
			CLK(BCLK);                                                      \
			DST     = EA_DP();                                              \
			PUSH_16(REG_PC);                                              \
			JUMP(0xff00 | DST)

/* Push a register to the stack */
#define OP_PUSH(BCLK, REG)                                                  \
			CLK(BCLK);                                                      \
			PUSH_8(REG)

/* Push the Processor Status Register to the stack */
#define OP_PHP(BCLK)                                                        \
			CLK(BCLK);                                                      \
			PUSH_8(GET_REG_P())

/* Pull a register from the stack */
#define OP_PULL(BCLK, REG)                                                  \
			CLK(BCLK);                                                      \
			REG     = PULL_8()

/* Pull the Processor Status Register from the stack */
#define OP_PLP(BCLK)                                                        \
			CLK(BCLK);                                                      \
			SET_REG_P(PULL_8())

/* Return from Subroutine */
#define OP_RET(BCLK)                                                        \
			CLK(BCLK);                                                      \
			JUMP(PULL_16())

/* Return from Interrupt */
#define OP_RETI(BCLK)                                                       \
			CLK(BCLK);                                                      \
			SET_REG_P(PULL_8());                                          \
			JUMP(PULL_16())

/* Rotate Left the accumulator */
#define OP_ROL(BCLK)                                                        \
			CLK(BCLK);                                                      \
			FLAG_C  = (REG_A<<1) | CFLAG_1();                            \
			FLAG_NZ = REG_A = MAKE_UINT_8(FLAG_C)

/* Rotate Left an operand */
#define OP_ROLM(BCLK, MODE)                                                 \
			CLK(BCLK);                                                      \
			DST     = EA_##MODE();                                          \
			FLAG_C  = (read_8_##MODE(DST)<<1) | CFLAG_1();               \
			FLAG_NZ = MAKE_UINT_8(FLAG_C);                                  \
			write_8_##MODE(DST, FLAG_NZ)

/* Rotate Right the accumulator */
#define OP_ROR(BCLK)                                                        \
			CLK(BCLK);                                                      \
			REG_A   |= FLAG_C & 0x100;                                      \
			FLAG_C  = REG_A << 8;                                           \
			FLAG_NZ = REG_A >>= 1

/* Rotate Right an operand */
#define OP_RORM(BCLK, MODE)                                                 \
			CLK(BCLK);                                                      \
			DST     = EA_##MODE();                                          \
			FLAG_NZ = read_8_##MODE(DST) | (FLAG_C & 0x100);                \
			FLAG_C  = FLAG_N << 8;                                          \
			FLAG_NZ >>= 1;                                                  \
			write_8_##MODE(DST, FLAG_NZ)

/* Subtract with Carry */
#define OP_SBC(BCLK, MODE)                  \
			CLK(BCLK);              \
			SRC     = OPER_8_##MODE();      \
			TMP2 = REG_A - SRC - (CFLAG_1() ^ 1); \
			SUBOP_ADC(REG_A, ~SRC);         \
			FLAG_C = (TMP2 <= 0xff) ? CFLAG_SET : 0; \
			REG_A = (uint8_t)m_spc_int16;

/* Subtract With Carry to memory */
#define OP_SBCM(BCLK, SMODE, DMODE)             \
			CLK(BCLK);              \
			SRC     = OPER_8_##SMODE();     \
			DST     = EA_##DMODE();         \
			TMP3 = read_8_##DMODE(DST);     \
			TMP2 = TMP3 - SRC - (CFLAG_1() ^ 1); \
			SUBOP_ADC(~SRC, TMP3);          \
			FLAG_C = (TMP2 <= 0xff) ? CFLAG_SET : 0; \
			write_8_##DMODE(DST, (uint8_t)m_spc_int16)

/* Set Carry flag */
#define OP_SETC(BCLK)                                                       \
			CLK(BCLK);                                                      \
			FLAG_C  = CFLAG_SET

/* Set Page flag */
#define OP_SETP(BCLK)                                                       \
			CLK(BCLK);                                                      \
			FLAG_P  = PFLAG_SET

/* Set Memory Bit */
#define OP_SET(BCLK, BIT)                                                   \
			CLK(BCLK);                                                      \
			DST    = EA_DP();                                               \
			SRC    = read_8_DP(DST) | BIT;                                  \
			write_8_DP(DST, SRC)

/* Put the CPU to sleep */
#define OP_SLEEP(BCLK)                                                      \
			CLK(BCLK);                                                      \
			CPU_STOPPED |= STOP_LEVEL_SLEEP;                                \
			CLK_ALL()

/* Stop the CPU */
#define OP_STOP(BCLK)                                                       \
			CLK(BCLK);                                                      \
			CPU_STOPPED |= STOP_LEVEL_STOP;                                 \
			CLK_ALL()

/* Subtract word */
#define OP_SUBW(BCLK)                       \
			CLK(BCLK);              \
			SRC = OPER_16_DP();         \
			DST = GET_REG_YA();         \
			TMP1 = ((DST) & 0xff) - ((SRC) & 0xff); \
			TMP2 = (TMP1 > 0xff) ? 1 : 0;       \
			TMP3 = ((DST) >> 8) - ((SRC) >> 8) - TMP2;  \
			m_spc_int16 = ((TMP1 & 0xff) + (TMP3 << 8)) & 0xffff;   \
			FLAG_C = (TMP3 <= 0xff) ? CFLAG_SET : 0;    \
			FLAG_H = ((unsigned) ((((DST) >> 8) & 0x0F) - \
				(((SRC) >> 8) & 0x0F) - TMP2)) > 0x0F ?  0: HFLAG_SET; \
			FLAG_V = (((DST) ^ (SRC)) & ((DST) ^ (uint16_t) m_spc_int16) & 0x8000) ? VFLAG_SET : 0; \
			FLAG_Z = (m_spc_int16 != 0);        \
			FLAG_N = (m_spc_int16>>8);      \
			SET_REG_YA(m_spc_int16);

/* Table Call */
#define OP_TCALL(BCLK, NUM)                                                 \
			CLK(BCLK);                                                      \
			PUSH_16(REG_PC);                                              \
			JUMP(read_16_NORM(0xffc0 + ((15-NUM)<<1)))

/* Test and Clear Bits */
#define OP_TCLR1(BCLK, MODE)                                                \
			CLK(BCLK);                                                      \
			DST     = EA_##MODE();                                          \
			FLAG_NZ = read_8_##MODE(DST);                                   \
			write_8_##MODE(DST, FLAG_N & ~REG_A);                           \
			FLAG_NZ &= REG_A

/* Test and Set Bits */
#define OP_TSET1(BCLK, MODE)                                                \
			CLK(BCLK);                                                      \
			DST     = EA_##MODE();                                          \
			FLAG_NZ = read_8_##MODE(DST);                                   \
			write_8_##MODE(DST, FLAG_N | REG_A);                            \
			FLAG_NZ &= REG_A

/* Exchange high and low nybbles of accumulator */
#define OP_XCN(BCLK)                                                        \
			CLK(BCLK);                                                      \
			FLAG_NZ = REG_A = MAKE_UINT_8((REG_A<<4) | (REG_A>>4))

#define OP_ILLEGAL(BCLK)                                                    \
			CLK(BCLK)


/* ======================================================================== */
/* ================================= API ================================== */
/* ======================================================================== */

void spc700_device::device_start()
{
	m_program = &space(AS_PROGRAM);

	save_item(NAME(m_a));
	save_item(NAME(m_x));
	save_item(NAME(m_y));
	save_item(NAME(m_s));
	save_item(NAME(m_pc));
	save_item(NAME(m_ppc));
	save_item(NAME(m_flag_n));
	save_item(NAME(m_flag_z));
	save_item(NAME(m_flag_v));
	save_item(NAME(m_flag_p));
	save_item(NAME(m_flag_b));
	save_item(NAME(m_flag_h));
	save_item(NAME(m_flag_i));
	save_item(NAME(m_flag_c));
	save_item(NAME(m_line_irq));
	save_item(NAME(m_line_nmi));
	save_item(NAME(m_line_rst));
	save_item(NAME(m_ir));
	save_item(NAME(m_stopped));
	save_item(NAME(m_ICount));
	save_item(NAME(m_source));
	save_item(NAME(m_destination));
	save_item(NAME(m_temp1));
	save_item(NAME(m_temp2));
	save_item(NAME(m_temp3));
	save_item(NAME(m_spc_int16));
	save_item(NAME(m_spc_int32));

	// Register state for debugger
	state_add( SPC700_PC, "PC", m_pc            ).formatstr("%04X");
	state_add( SPC700_S,  "S",  m_s             ).formatstr("%02X");
	state_add( SPC700_P,  "P",  m_debugger_temp ).callimport().callexport().formatstr("%02X");
	state_add( SPC700_A,  "A",  m_a             ).formatstr("%02X");
	state_add( SPC700_X,  "X",  m_x             ).formatstr("%02X");
	state_add( SPC700_Y,  "Y",  m_y             ).formatstr("%02X");

	state_add(STATE_GENPC, "GENPC", m_pc).formatstr("%04X").noshow();
	state_add(STATE_GENPCBASE, "CURPC", m_ppc).formatstr("%04X").noshow();
	state_add(STATE_GENSP, "GENSP", m_debugger_temp).mask(0x1ff).callexport().formatstr("%04X").noshow();
	state_add(STATE_GENFLAGS, "GENFLAGS",  m_debugger_temp).formatstr("%8s").noshow();

	m_icountptr = &m_ICount;
}


void spc700_device::state_string_export(const device_state_entry &entry, std::string &str) const
{
	switch (entry.index())
	{
		case STATE_GENFLAGS:
			str = string_format("%c%c%c%c%c%c%c%c",
				(FLAG_N & 0x80)      ? 'N':'.',
				(FLAG_V & 0x80)      ? 'V':'.',
				(FLAG_P)             ? 'P':'.',
				(FLAG_B)             ? 'B':'.',
				(FLAG_H & HFLAG_SET) ? 'H':'.',
				(FLAG_I)             ? 'I':'.',
				(!FLAG_Z)            ? 'Z':'.',
				(FLAG_C & 0x100)     ? 'C':'.'
			);
			break;
	}
}


void spc700_device::state_import(const device_state_entry &entry)
{
	switch (entry.index())
	{
		case SPC700_P:
			SET_REG_P(m_debugger_temp);
			break;
	}
}


void spc700_device::state_export(const device_state_entry &entry)
{
	switch (entry.index())
	{
		case SPC700_P:
			m_debugger_temp = ((FLAG_N & 0x80)          |
					((FLAG_V & 0x80) >> 1)    |
					FLAG_P>>3             |
					FLAG_B                    |
					(FLAG_H & HFLAG_SET)  |
					FLAG_I                    |
					((!FLAG_Z) << 1)      |
					((FLAG_C >> 8)&1));
			break;

		case STATE_GENSP:
			m_debugger_temp = m_s + STACK_PAGE;
			break;
	}
}


void spc700_device::device_reset()
{
	CPU_STOPPED = 0;
	LINE_IRQ = 0;
	LINE_NMI = 0;
	REG_S   = 0;
	FLAG_NZ = NZFLAG_CLEAR;
	FLAG_V  = VFLAG_CLEAR;
	FLAG_P  = PFLAG_CLEAR;
	FLAG_B  = BFLAG_CLEAR;
	FLAG_H  = HFLAG_CLEAR;
	FLAG_I  = IFLAG_CLEAR;
	FLAG_C  = CFLAG_CLEAR;
	JUMP(read_16_VEC(VECTOR_RST));
}


void spc700_device::execute_set_input( int inptnum, int state )
{
	if ( inptnum == INPUT_LINE_NMI )
	{
		/* Assert or clear the NMI line of the CPU */
#if !SPC700_OPTIMIZE_SNES
		if(state == CLEAR_LINE)
			LINE_NMI = 0;
		else if(!LINE_NMI)
		{
			LINE_NMI = 1;
			CLK(7);
			PUSH_16(REG_PC);
			PUSH_8(GET_REG_P());
			JUMP(read_16_VEC(VECTOR_NMI));
		}
#endif /* SPC700_OPTIMIZE_SNES */
	}
	else
	{
		/* Assert or clear the IRQ line of the CPU */
#if !SPC700_OPTIMIZE_SNES
		LINE_IRQ = (state != CLEAR_LINE) ? IRQ_SET : IRQ_CLEAR;
		CHECK_IRQ();
#endif /* SPC700_OPTIMIZE_SNES */
	}
}

#include "spc700ds.h"

offs_t spc700_device::disasm_disassemble(std::ostream &stream, offs_t pc, const uint8_t *oprom, const uint8_t *opram, uint32_t options)
{
	return CPU_DISASSEMBLE_NAME(spc700)(this, stream, pc, oprom, opram, options);
}

//int dump_flag = 0;

/* Execute instructions for <clocks> cycles */
void spc700_device::execute_run()
{
	if (CPU_STOPPED)
	{
		CLOCKS = 0;
		return;
	}
	while(CLOCKS > 0)
	{
		REG_PPC = REG_PC;
		debugger_instruction_hook(this, REG_PC);
		REG_PC++;

		switch(REG_IR = read_8_immediate(REG_PPC))
		{
			case 0x00: OP_NOP   ( 2               ); break; /* NOP           */
			case 0x01: OP_TCALL ( 8, 0            ); break; /* TCALL 0       */
			case 0x02: OP_SET   ( 4, BIT_0        ); break; /* SET 0         */
			case 0x03: OP_BBS   ( 5, BIT_0        ); break; /* BBS 0         */

			case 0x04: OP_OR    ( 3, DP           ); break; /* ORA dp        */
			case 0x05: OP_OR    ( 4, ABS          ); break; /* ORA abs       */
			case 0x06: OP_OR    ( 3, XI           ); break; /* ORA xi        */
			case 0x07: OP_OR    ( 6, DXI          ); break; /* ORA dxi       */

			case 0x08: OP_OR    ( 2, IMM          ); break; /* ORA imm       */
			case 0x09: OP_ORM   ( 6, DP , DP      ); break; /* ORM dp dp     */
			case 0x0a: OP_OR1   ( 5               ); break; /* OR1 bit       */
			case 0x0b: OP_ASLM  ( 4, DP           ); break; /* ASL dp        */

			case 0x0c: OP_ASLM  ( 5, ABS          ); break; /* ASL abs       */
			case 0x0d: OP_PHP   ( 4               ); break; /* PHP           */
			case 0x0e: OP_TSET1 ( 6, ABS          ); break; /* TSET1 abs     */
			case 0x0f: OP_BRK   ( 8               ); break; /* BRK           */

			case 0x10: OP_BCC   ( 2, COND_PL()    ); break; /* BPL           */
			case 0x11: OP_TCALL ( 8, 1            ); break; /* TCALL 1       */
			case 0x12: OP_CLR   ( 4, BIT_0        ); break; /* CLR 0         */
			case 0x13: OP_BBC   ( 5, BIT_0        ); break; /* BBC 0         */

			case 0x14: OP_OR    ( 4, DPX          ); break; /* ORA dpx       */
			case 0x15: OP_OR    ( 5, ABX          ); break; /* ORA abx       */
			case 0x16: OP_OR    ( 5, ABY          ); break; /* ORA aby       */
			case 0x17: OP_OR    ( 6, DIY          ); break; /* ORA diy       */

			case 0x18: OP_ORM   ( 5, IMM, DP      ); break; /* ORM dp, imm   */
			case 0x19: OP_ORM   ( 5, YI, XI       ); break; /* ORM xi, yi    */
			case 0x1a: OP_DECW  ( 6               ); break; /* DECW di       */
			case 0x1b: OP_ASLM  ( 5, DPX          ); break; /* ASL dpx       */

			case 0x1c: OP_ASL   ( 2               ); break; /* ASL a         */
			case 0x1d: OP_DECR  ( 2, REG_X        ); break; /* DEC x         */
			case 0x1e: OP_CMPR  ( 4, REG_X, ABS   ); break; /* CMP x, abs    */
			case 0x1f: OP_JMP   ( 6, AXI          ); break; /* JMP axi       */

			case 0x20: OP_CLRP  ( 2               ); break; /* CLRP          */
			case 0x21: OP_TCALL ( 8, 2            ); break; /* TCALL 2       */
			case 0x22: OP_SET   ( 4, BIT_1        ); break; /* SET 1         */
			case 0x23: OP_BBS   ( 5, BIT_1        ); break; /* BBS 1         */

			case 0x24: OP_AND   ( 3, DP           ); break; /* AND dp        */
			case 0x25: OP_AND   ( 4, ABS          ); break; /* AND abs       */
			case 0x26: OP_AND   ( 3, XI           ); break; /* AND xi        */
			case 0x27: OP_AND   ( 6, DXI          ); break; /* AND dxi       */

			case 0x28: OP_AND   ( 2, IMM          ); break; /* AND imm       */
			case 0x29: OP_ANDM  ( 6, DP , DP      ); break; /* AND dp, dp    */
			case 0x2a: OP_ORN1  ( 5               ); break; /* OR1 !bit      */
			case 0x2b: OP_ROLM  ( 4, DP           ); break; /* ROL dp        */

			case 0x2c: OP_ROLM  ( 5, ABS          ); break; /* ROL abs       */
			case 0x2d: OP_PUSH  ( 4, REG_A        ); break; /* PUSH a        */
			case 0x2e: OP_CBNE  ( 5, DP           ); break; /* CBNE dp       */
			case 0x2f: OP_BRA   ( 4               ); break; /* BRA           */

			case 0x30: OP_BCC   ( 2, COND_MI()    ); break; /* BMI           */
			case 0x31: OP_TCALL ( 8, 3            ); break; /* TCALL 3       */
			case 0x32: OP_CLR   ( 4, BIT_1        ); break; /* CLR 1         */
			case 0x33: OP_BBC   ( 5, BIT_1        ); break; /* BBC 1         */

			case 0x34: OP_AND   ( 4, DPX          ); break; /* AND dpx       */
			case 0x35: OP_AND   ( 5, ABX          ); break; /* AND abx       */
			case 0x36: OP_AND   ( 5, ABY          ); break; /* AND aby       */
			case 0x37: OP_AND   ( 6, DIY          ); break; /* AND diy       */

			case 0x38: OP_ANDM  ( 5, IMM, DP      ); break; /* AND dp, imm   */
			case 0x39: OP_ANDM  ( 5, YI , XI      ); break; /* AND xi, yi    */
			case 0x3a: OP_INCW  ( 6               ); break; /* INCW di       */
			case 0x3b: OP_ROLM  ( 5, DPX          ); break; /* ROL dpx       */

			case 0x3c: OP_ROL   ( 2               ); break; /* ROL acc       */
			case 0x3d: OP_INCR  ( 2, REG_X        ); break; /* INC x         */
			case 0x3e: OP_CMPR  ( 3, REG_X, DP    ); break; /* CMP x, dp     */
			case 0x3f: OP_CALL  ( 8               ); break; /* CALL abs      */

			case 0x40: OP_SETP  ( 2               ); break; /* RTI           */
			case 0x41: OP_TCALL ( 8, 4            ); break; /* TCALL 4       */
			case 0x42: OP_SET   ( 4, BIT_2        ); break; /* SET 2         */
			case 0x43: OP_BBS   ( 5, BIT_2        ); break; /* BBS 2         */

			case 0x44: OP_EOR   ( 3, DP           ); break; /* EOR dp        */
			case 0x45: OP_EOR   ( 4, ABS          ); break; /* EOR abs       */
			case 0x46: OP_EOR   ( 3, XI           ); break; /* EOR xi        */
			case 0x47: OP_EOR   ( 6, DXI          ); break; /* EOR dxi       */

			case 0x48: OP_EOR   ( 2, IMM          ); break; /* EOR imm       */
			case 0x49: OP_EORM  ( 6, DP, DP       ); break; /* EOR dp, dp    */
			case 0x4a: OP_AND1  ( 4               ); break; /* AND1 bit      */
			case 0x4b: OP_LSRM  ( 4, DP           ); break; /* LSR dp        */

			case 0x4c: OP_LSRM  ( 5, ABS          ); break; /* LSR abs       */
			case 0x4d: OP_PUSH  ( 4, REG_X        ); break; /* PUSH x        */
			case 0x4e: OP_TCLR1 ( 6, ABS          ); break; /* TCLR1 abs     */
			case 0x4f: OP_PCALL ( 6               ); break; /* PCALL         */

			case 0x50: OP_BCC   ( 2, COND_VC()    ); break; /* BVC           */
			case 0x51: OP_TCALL ( 8, 5            ); break; /* TCALL 5       */
			case 0x52: OP_CLR   ( 4, BIT_2        ); break; /* CLR 2         */
			case 0x53: OP_BBC   ( 5, BIT_2        ); break; /* BBC 2         */

			case 0x54: OP_EOR   ( 4, DPX          ); break; /* EOR dpx       */
			case 0x55: OP_EOR   ( 5, ABX          ); break; /* EOR abx       */
			case 0x56: OP_EOR   ( 5, ABY          ); break; /* EOR aby       */
			case 0x57: OP_EOR   ( 6, DIY          ); break; /* EOR diy       */

			case 0x58: OP_EORM  ( 5, IMM, DP      ); break; /* EOR dp, imm   */
			case 0x59: OP_EORM  ( 5, YI , XI      ); break; /* EOR xi, yi    */
			case 0x5a: OP_CMPW  ( 4, DP           ); break; /* CMPW dp       */
			case 0x5b: OP_LSRM  ( 5, DPX          ); break; /* LSR dpx       */

			case 0x5c: OP_LSR   ( 2               ); break; /* LSR           */
			case 0x5d: OP_MOVRR ( 2, REG_A, REG_X ); break; /* MOV X, A      */
			case 0x5e: OP_CMPR  ( 4, REG_Y, ABS   ); break; /* CMP Y, abs    */
			case 0x5f: OP_JMP   ( 3, ABS          ); break; /* JMP abs       */

			case 0x60: OP_CLRC  ( 2               ); break; /* CLRC          */
			case 0x61: OP_TCALL ( 8, 6            ); break; /* TCALL 6       */
			case 0x62: OP_SET   ( 4, BIT_3        ); break; /* SET 3         */
			case 0x63: OP_BBS   ( 5, BIT_3        ); break; /* BBS 3         */

			case 0x64: OP_CMPR  ( 3, REG_A, DP    ); break; /* CMP A, dp     */
			case 0x65: OP_CMPR  ( 4, REG_A, ABS   ); break; /* CMP A, abs    */
			case 0x66: OP_CMPR  ( 3, REG_A, XI    ); break; /* CMP A, xi     */
			case 0x67: OP_CMPR  ( 6, REG_A, DXI   ); break; /* CMP A, dxi    */

			case 0x68: OP_CMPR  ( 2, REG_A, IMM   ); break; /* CMP A, imm    */
			case 0x69: OP_CMPM  ( 6, DP, DP       ); break; /* CMP dp, dp    */
			case 0x6a: OP_ANDN1 ( 4               ); break; /* AND1 !bit     */
			case 0x6b: OP_RORM  ( 4, DP           ); break; /* ROR dp        */

			case 0x6c: OP_RORM  ( 5, ABS          ); break; /* ROR abs       */
			case 0x6d: OP_PUSH  ( 4, REG_Y        ); break; /* PUSH Y        */
			case 0x6e: OP_DBNZM ( 5               ); break; /* DBNZ dp       */
			case 0x6f: OP_RET   ( 5               ); break; /* RET           */

			case 0x70: OP_BCC   ( 2, COND_VS()    ); break; /* BVS           */
			case 0x71: OP_TCALL ( 8, 7            ); break; /* TCALL 7       */
			case 0x72: OP_CLR   ( 4, BIT_3        ); break; /* CLR 3         */
			case 0x73: OP_BBC   ( 5, BIT_3        ); break; /* BBC 3         */
			case 0x74: OP_CMPR  ( 4, REG_A, DPX   ); break; /* CMP A, dpx    */
			case 0x75: OP_CMPR  ( 5, REG_A, ABX   ); break; /* CMP A, abx    */
			case 0x76: OP_CMPR  ( 5, REG_A, ABY   ); break; /* CMP A, aby    */
			case 0x77: OP_CMPR  ( 6, REG_A, DIY   ); break; /* CMP A, diy    */

			case 0x78: OP_CMPM  ( 5, IMM, DP      ); break; /* CMP dp, imm   */
			case 0x79: OP_CMPM  ( 5, YI, XI       ); break; /* CMP xi, yi    */
			case 0x7a: OP_ADDW  ( 5               ); break; /* ADDW di       */
			case 0x7b: OP_RORM  ( 5, DPX          ); break; /* ROR dpx       */

			case 0x7c: OP_ROR   ( 2               ); break; /* ROR A         */
			case 0x7d: OP_MOVRR ( 2, REG_X, REG_A ); break; /* MOV A, X      */
			case 0x7e: OP_CMPR  ( 3, REG_Y, DP    ); break; /* CMP Y, dp     */
			case 0x7f: OP_RETI  ( 6               ); break; /* RETI          */

			case 0x80: OP_SETC  ( 2               ); break; /* SETC          */
			case 0x81: OP_TCALL ( 8, 8            ); break; /* TCALL 8       */
			case 0x82: OP_SET   ( 4, BIT_4        ); break; /* SET 4         */
			case 0x83: OP_BBS   ( 5, BIT_4        ); break; /* BBS 4         */

			case 0x84: OP_ADC   ( 3, DP           ); break; /* ADC dp        */
			case 0x85: OP_ADC   ( 4, ABS          ); break; /* ADC abs       */
			case 0x86: OP_ADC   ( 3, XI           ); break; /* ADC xi        */
			case 0x87: OP_ADC   ( 6, DXI          ); break; /* ADC dxi       */

			case 0x88: OP_ADC   ( 2, IMM          ); break; /* ADC imm       */
			case 0x89: OP_ADCM  ( 6, DP, DP       ); break; /* ADC dp, dp    */
			case 0x8a: OP_EOR1  ( 5               ); break; /* EOR1 bit      */
			case 0x8b: OP_DECM  ( 4, DP           ); break; /* DEC dp        */

			case 0x8c: OP_DECM  ( 5, ABS          ); break; /* DEC abs       */
			case 0x8d: OP_MOVMR ( 2, IMM, REG_Y   ); break; /* MOV Y, imm    */
			case 0x8e: OP_PLP   ( 4               ); break; /* POP PSW       */
			case 0x8f: OP_MOVMM ( 5, IMM, DP      ); break; /* MOV dp, imm   */

			case 0x90: OP_BCC   ( 2, COND_CC()    ); break; /* BCC           */
			case 0x91: OP_TCALL ( 8, 9            ); break; /* TCALL 9       */
			case 0x92: OP_CLR   ( 4, BIT_4        ); break; /* CLR 4         */
			case 0x93: OP_BBC   ( 5, BIT_4        ); break; /* BBC 4         */

			case 0x94: OP_ADC   ( 4, DPX          ); break; /* ADC dpx       */
			case 0x95: OP_ADC   ( 5, ABX          ); break; /* ADC abx       */
			case 0x96: OP_ADC   ( 5, ABY          ); break; /* ADC aby       */
			case 0x97: OP_ADC   ( 6, DIY          ); break; /* ADC diy       */

			case 0x98: OP_ADCM  ( 5, IMM, DP      ); break; /* ADC dp, imm   */
			case 0x99: OP_ADCM  ( 5, YI, XI       ); break; /* ADC xi, yi    */
			case 0x9a: OP_SUBW  ( 5               ); break; /* SUBW dp       */
			case 0x9b: OP_DECM  ( 5, DPX          ); break; /* DEC dpx       */

			case 0x9c: OP_DECR  ( 2, REG_A        ); break; /* DEC A         */
			case 0x9d: OP_MOVSX ( 2               ); break; /* MOV X, SP     */
			case 0x9e: OP_DIV   (12               ); break; /* DIV YA, X     */
			case 0x9f: OP_XCN   ( 5               ); break; /* XCN A         */

			case 0xa0: OP_EI    ( 3               ); break; /* EI            */
			case 0xa1: OP_TCALL ( 8, 10           ); break; /* TCALL 10      */
			case 0xa2: OP_SET   ( 4, BIT_5        ); break; /* SET 5         */
			case 0xa3: OP_BBS   ( 5, BIT_5        ); break; /* BBS 5         */

			case 0xa4: OP_SBC   ( 3, DP           ); break; /* SBC dp        */
			case 0xa5: OP_SBC   ( 4, ABS          ); break; /* SBC abs       */
			case 0xa6: OP_SBC   ( 3, XI           ); break; /* SBC xi        */
			case 0xa7: OP_SBC   ( 6, DXI          ); break; /* SBC dxi       */

			case 0xa8: OP_SBC   ( 2, IMM          ); break; /* SBC imm       */
			case 0xa9: OP_SBCM  ( 6, DP, DP       ); break; /* SBC dp, dp    */
			case 0xaa: OP_MOV1C ( 4               ); break; /* MOV1 bit->C   */
			case 0xab: OP_INCM  ( 4, DP           ); break; /* INC dp        */

			case 0xac: OP_INCM  ( 5, ABS          ); break; /* INC abs       */
			case 0xad: OP_CMPR  ( 2, REG_Y, IMM   ); break; /* CMP Y, imm    */
			case 0xae: OP_PULL  ( 4, REG_A        ); break; /* POP A         */
			case 0xaf: OP_MOVRM ( 4, REG_A, XII   ); break; /* MOV xii, A    */

			case 0xb0: OP_BCC   ( 2, COND_CS()    ); break; /* BCS           */
			case 0xb1: OP_TCALL ( 8, 11           ); break; /* TCALL 11      */
			case 0xb2: OP_CLR   ( 4, BIT_5        ); break; /* CLR 5         */
			case 0xb3: OP_BBC   ( 5, BIT_5        ); break; /* BBC 5         */

			case 0xb4: OP_SBC   ( 4, DPX          ); break; /* SBC dpx       */
			case 0xb5: OP_SBC   ( 5, ABX          ); break; /* SBC abx       */
			case 0xb6: OP_SBC   ( 5, ABY          ); break; /* SBC aby       */
			case 0xb7: OP_SBC   ( 6, DIY          ); break; /* SBC diy       */

			case 0xb8: OP_SBCM  ( 5, IMM, DP      ); break; /* SBC dp, imm   */
			case 0xb9: OP_SBCM  ( 5, YI, XI       ); break; /* SBC xi, yi    */
			case 0xba: OP_MOVWMR( 5               ); break; /* MOVW YA, dp   */
			case 0xbb: OP_INCM  ( 5, DPX          ); break; /* INC dpx       */

			case 0xbc: OP_INCR  ( 2, REG_A        ); break; /* INC A         */
			case 0xbd: OP_MOVXS ( 2               ); break; /* MOV SP, X     */
			case 0xbe: OP_DAS   ( 3               ); break; /* DAS A         */
			case 0xbf: OP_MOVMR ( 4, XII, REG_A   ); break; /* MOV A, xii    */

			case 0xc0: OP_DI    ( 3               ); break; /* DI            */
			case 0xc1: OP_TCALL ( 8, 12           ); break; /* TCALL 12      */
			case 0xc2: OP_SET   ( 4, BIT_6        ); break; /* SET 6         */
			case 0xc3: OP_BBS   ( 5, BIT_6        ); break; /* BBS 6         */
			case 0xc4: OP_MOVRM ( 4, REG_A, DP    ); break; /* MOV dp, A     */
			case 0xc5: OP_MOVRM ( 5, REG_A, ABS   ); break; /* MOV abs, A    */
			case 0xc6: OP_MOVRM ( 4, REG_A, XI    ); break; /* MOV xi, A     */
			case 0xc7: OP_MOVRM ( 7, REG_A, DXI   ); break; /* MOV dxi, A    */

			case 0xc8: OP_CMPR  ( 2, REG_X, IMM   ); break; /* CMP X, imm    */
			case 0xc9: OP_MOVRM ( 5, REG_X, ABS   ); break; /* MOV abs, X    */
			case 0xca: OP_MOV1M ( 6               ); break; /* MOV1 C->bit   */
			case 0xcb: OP_MOVRM ( 4, REG_Y, DP    ); break; /* MOV dp, Y     */

			case 0xcc: OP_MOVRM ( 5, REG_Y, ABS   ); break; /* MOV abs, Y    */
			case 0xcd: OP_MOVMR ( 2, IMM, REG_X   ); break; /* MOV X, imm    */
			case 0xce: OP_PULL  ( 4, REG_X        ); break; /* POP X         */
			case 0xcf: OP_MUL   ( 9               ); break; /* MUL YA        */

			case 0xd0: OP_BCC   ( 2, COND_NE()    ); break; /* BNE           */
			case 0xd1: OP_TCALL ( 8, 13           ); break; /* TCALL 13      */
			case 0xd2: OP_CLR   ( 4, BIT_6        ); break; /* CLR 6         */
			case 0xd3: OP_BBC   ( 5, BIT_6        ); break; /* BBC 6         */

			case 0xd4: OP_MOVRM ( 5, REG_A, DPX   ); break; /* MOV dpx, A    */
			case 0xd5: OP_MOVRM ( 6, REG_A, ABX   ); break; /* MOV abx, A    */
			case 0xd6: OP_MOVRM ( 6, REG_A, ABY   ); break; /* MOV aby, A    */
			case 0xd7: OP_MOVRM ( 7, REG_A, DIY   ); break; /* MOV diy, A    */

			case 0xd8: OP_MOVRM ( 4, REG_X, DP    ); break; /* MOV dp, X     */
			case 0xd9: OP_MOVRM ( 5, REG_X, DPY   ); break; /* MOV dpy, X    */
			case 0xda: OP_MOVWRM( 5               ); break; /* MOVW dp, YA   */
			case 0xdb: OP_MOVRM ( 5, REG_Y, DPX   ); break; /* MOV dpx, Y    */

			case 0xdc: OP_DECR  ( 2, REG_Y        ); break; /* DEC Y         */
			case 0xdd: OP_MOVRR ( 2, REG_Y, REG_A ); break; /* MOV A, Y      */
			case 0xde: OP_CBNE  ( 6, DPX          ); break; /* CBNE dpx      */
			case 0xdf: OP_DAA   ( 3               ); break; /* DAA           */

			case 0xe0: OP_CLRV  ( 2               ); break; /* CLRV          */
			case 0xe1: OP_TCALL ( 8, 14           ); break; /* TCALL 14      */
			case 0xe2: OP_SET   ( 4, BIT_7        ); break; /* SET 7         */
			case 0xe3: OP_BBS   ( 5, BIT_7        ); break; /* BBS 7         */

			case 0xe4: OP_MOVMR ( 3, DP, REG_A    ); break; /* MOV A, dp     */
			case 0xe5: OP_MOVMR ( 4, ABS, REG_A   ); break; /* MOV A, abs    */
			case 0xe6: OP_MOVMR ( 3, XI, REG_A    ); break; /* MOV A, xi     */
			case 0xe7: OP_MOVMR ( 6, DXI, REG_A   ); break; /* MOV A, dxi    */

			case 0xe8: OP_MOVMR ( 2, IMM, REG_A   ); break; /* CMP A, imm    */
			case 0xe9: OP_MOVMR ( 4, ABS, REG_X   ); break; /* MOV X, abs    */
			case 0xea: OP_NOT1  ( 5               ); break; /* NOT1          */
			case 0xeb: OP_MOVMR ( 3, DP, REG_Y    ); break; /* MOV Y, dp     */

			case 0xec: OP_MOVMR ( 4, ABS, REG_Y   ); break; /* MOV Y, abs    */
			case 0xed: OP_NOTC  ( 3               ); break; /* NOTC          */
			case 0xee: OP_PULL  ( 4, REG_Y        ); break; /* POP Y         */
			case 0xef: OP_SLEEP ( 1               ); break; /* SLEEP         */

			case 0xf0: OP_BCC   ( 2, COND_EQ()    ); break; /* BEQ           */
			case 0xf1: OP_TCALL ( 8, 15           ); break; /* TCALL1 5      */
			case 0xf2: OP_CLR   ( 4, BIT_7        ); break; /* CLR 7         */
			case 0xf3: OP_BBC   ( 5, BIT_7        ); break; /* BBC 7         */

			case 0xf4: OP_MOVMR ( 4, DPX, REG_A   ); break; /* MOV A, dpx    */
			case 0xf5: OP_MOVMR ( 5, ABX, REG_A   ); break; /* MOV A, abx    */
			case 0xf6: OP_MOVMR ( 5, ABY, REG_A   ); break; /* MOV A, aby    */
			case 0xf7: OP_MOVMR ( 6, DIY, REG_A   ); break; /* MOV A, diy    */

			case 0xf8: OP_MOVMR ( 3, DP, REG_X    ); break; /* MOV X, dp     */
			case 0xf9: OP_MOVMR ( 4, DPY, REG_X   ); break; /* MOV X, dpy    */
			case 0xfa: OP_MOVMM ( 5, DP, DP       ); break; /* MOV dp, dp    */
			case 0xfb: OP_MOVMR ( 4, DPX, REG_Y   ); break; /* MOV Y, DPX    */
			case 0xfc: OP_INCR  ( 2, REG_Y        ); break; /* INC Y         */
			case 0xfd: OP_MOVRR ( 2, REG_A, REG_Y ); break; /* MOV Y, A      */
			case 0xfe: OP_DBNZR ( 4               ); break; /* DBNZ Y        */
			case 0xff: OP_STOP  ( 1               ); break; /* STOP          */
		}
	}
}

/* ======================================================================== */
/* ============================== END OF FILE ============================= */
/* ======================================================================== */