summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/pps41/pps41base.h
blob: 7a780e15d736dbe3c7fcf594517a0ee75a849c8a (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
// license:BSD-3-Clause
// copyright-holders:hap
/*

  Rockwell PPS-4/1 MCU cores

*/

#ifndef MAME_CPU_PPS41_PPS41BASE_H
#define MAME_CPU_PPS41_PPS41BASE_H

#pragma once

#include "machine/pla.h"

enum
{
	PPS41_INPUT_LINE_INT0 = 0,
	PPS41_INPUT_LINE_INT1
};


class pps41_base_device : public cpu_device
{
public:
	// configuration helpers
	// I/O ports:

	// 8-bit P(parallel) input
	auto read_p() { return m_read_p.bind(); }

	// 10-bit D(discrete) I/O
	auto read_d() { return m_read_d.bind(); }
	auto write_d() { return m_write_d.bind(); }

	// 8-bit R I/O
	auto read_r() { return m_read_r.bind(); }
	auto write_r() { return m_write_r.bind(); }

	// serial data/clock
	auto read_sdi() { return m_read_sdi.bind(); }
	auto write_sdo() { return m_write_sdo.bind(); }
	auto write_ssc() { return m_write_ssc.bind(); }

	// I/O access
	u16 d_output_r() { return m_d_output; }
	u8 r_output_r() { return m_r_output; }
	int sdo_r() { return BIT(m_s, 3); }
	void ssc_w(int state);

protected:
	// construction/destruction
	pps41_base_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, u32 clock, int prgwidth, address_map_constructor program, int datawidth, address_map_constructor data);

	// device-level overrides
	virtual void device_start() override;
	virtual void device_reset() override;

	// device_execute_interface overrides
	virtual u64 execute_clocks_to_cycles(u64 clocks) const noexcept override { return (clocks + 4 - 1) / 4; }
	virtual u64 execute_cycles_to_clocks(u64 cycles) const noexcept override { return (cycles * 4); }
	virtual u32 execute_min_cycles() const noexcept override { return 1; }
	virtual u32 execute_max_cycles() const noexcept override { return 2; }
	virtual u32 execute_input_lines() const noexcept override { return 2; }
	virtual void execute_set_input(int line, int state) override;
	virtual void execute_run() override;
	virtual void execute_one() = 0;

	// device_memory_interface overrides
	virtual space_config_vector memory_space_config() const override;

	address_space_config m_program_config;
	address_space_config m_data_config;
	address_space *m_program;
	address_space *m_data;

	int m_icount;
	int m_state_count;

	// fixed settings or mask options
	int m_prgwidth; // ROM/RAM address size
	int m_datawidth; // "
	u16 m_prgmask; // "
	u16 m_datamask; // "

	optional_device<pla_device> m_opla; // segment output PLA

	// i/o handlers
	devcb_read8 m_read_p;
	devcb_read16 m_read_d;
	devcb_write16 m_write_d;
	devcb_read8 m_read_r;
	devcb_write8 m_write_r;
	devcb_read_line m_read_sdi;
	devcb_write_line m_write_sdo;
	devcb_write_line m_write_ssc;

	// internal state, regs
	u16 m_pc;
	u16 m_prev_pc;
	u8 m_op;
	u8 m_prev_op;
	u8 m_prev2_op;
	u8 m_prev3_op;
	int m_stack_levels;
	u16 m_stack[2]; // max 2

	u8 m_a;
	u8 m_b;
	u8 m_prev_b;
	u8 m_prev2_b;
	u8 m_ram_addr;
	bool m_ram_delay;
	bool m_sag;
	int m_c;
	int m_prev_c;
	int m_c_in;
	bool m_c_delay;
	u8 m_x;
	bool m_skip;
	int m_skip_count;

	u8 m_s;
	int m_sclock_in;
	int m_sclock_count;

	int m_d_pins;
	u16 m_d_mask;
	u16 m_d_output;
	u8 m_r_output;
	int m_int_line[2];
	int m_int_ff[2];

	// misc handlers
	virtual bool op_is_tr(u8 op) = 0;
	void serial_shift(int state);
	void serial_clock();
	void cycle();
	void increment_pc();
};


#endif // MAME_CPU_PPS41_PPS41BASE_H