1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
|
// license:BSD-3-Clause
// copyright-holders:Fabio Priuli
#ifndef MAME_BUS_SNES_SGB_H
#define MAME_BUS_SNES_SGB_H
#pragma once
#include "snes_slot.h"
#include "rom.h"
#include "cpu/lr35902/lr35902.h"
#include "bus/gameboy/gb_slot.h"
#include "bus/gameboy/rom.h"
#include "bus/gameboy/mbc.h"
#include "video/gb_lcd.h"
#include "sound/gb.h"
// ======================> sns_rom_sgb_device
class sns_rom_sgb_device : public sns_rom_device
{
public:
void gb_timer_callback(uint8_t data);
protected:
// construction/destruction
sns_rom_sgb_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, uint32_t clock);
// device-level overrides
virtual void device_start() override;
virtual void device_reset() override;
// reading and writing
virtual uint8_t read_l(offs_t offset) override;
virtual uint8_t read_h(offs_t offset) override;
virtual uint8_t chip_read(offs_t offset) override;
virtual void chip_write(offs_t offset, uint8_t data) override;
uint8_t gb_cart_r(offs_t offset);
void gb_bank_w(offs_t offset, uint8_t data);
uint8_t gb_ram_r(offs_t offset);
void gb_ram_w(offs_t offset, uint8_t data);
uint8_t gb_echo_r(offs_t offset);
void gb_echo_w(offs_t offset, uint8_t data);
uint8_t gb_io_r(offs_t offset);
void gb_io_w(offs_t offset, uint8_t data);
uint8_t gb_ie_r(offs_t offset);
void gb_ie_w(offs_t offset, uint8_t data);
void supergb_map(address_map &map);
required_device<lr35902_cpu_device> m_sgb_cpu;
required_device<gameboy_sound_device> m_sgb_apu;
required_device<sgb_ppu_device> m_sgb_ppu;
required_device<gb_cart_slot_device> m_cartslot;
private:
required_memory_region m_region_bios;
void lcd_render(uint32_t *source);
// ICD2 regs
uint8_t m_sgb_ly;
uint8_t m_sgb_row;
uint8_t m_vram;
uint8_t m_port;
uint8_t m_joy1, m_joy2, m_joy3, m_joy4;
uint8_t m_joy_pckt[16];
uint16_t m_vram_offs;
uint32_t m_lcd_buffer[4 * 160 * 8];
uint16_t m_lcd_output[320];
uint16_t m_lcd_row;
// input bits
int m_packetsize;
uint8_t m_packet_data[64][16];
bool m_bios_disabled;
};
class sns_rom_sgb1_device : public sns_rom_sgb_device
{
public:
// construction/destruction
sns_rom_sgb1_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
protected:
// device-level overrides
virtual void device_add_mconfig(machine_config &config) override;
virtual const tiny_rom_entry *device_rom_region() const override;
};
class sns_rom_sgb2_device : public sns_rom_sgb_device
{
public:
// construction/destruction
sns_rom_sgb2_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
protected:
// device-level overrides
virtual void device_add_mconfig(machine_config &config) override;
virtual const tiny_rom_entry *device_rom_region() const override;
};
// device type definition
DECLARE_DEVICE_TYPE(SNS_LOROM_SUPERGB, sns_rom_sgb1_device)
DECLARE_DEVICE_TYPE(SNS_LOROM_SUPERGB2, sns_rom_sgb2_device)
#endif // MAME_BUS_SNES_SGB_H
|