summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/bus/sbus/cgsix.cpp
blob: 5d7bd715efd5dd40f95a8ce5c66cb0d8ecd6e688 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
// license:BSD-3-Clause
// copyright-holders:Ryan Holtz
/***************************************************************************

    Sun cgsix-series accelerated 8-bit color video controller

***************************************************************************/

#include "emu.h"
#include "cgsix.h"

DEFINE_DEVICE_TYPE(SBUS_TURBOGX, sbus_turbogx_device, "turbogx", "Sun TurboGX SBus Video")
DEFINE_DEVICE_TYPE(SBUS_TURBOGXP, sbus_turbogxp_device, "turbogxp", "Sun TurboGX+ SBus Video")

//-------------------------------------------------
//  base cgsix device
//-------------------------------------------------

void sbus_cgsix_device::base_map(address_map &map)
{
	map(0x00000000, 0x01ffffff).rw(FUNC(sbus_cgsix_device::unknown_r), FUNC(sbus_cgsix_device::unknown_w));
	map(0x00000000, 0x00007fff).r(FUNC(sbus_cgsix_device::rom_r));
	map(0x00200000, 0x0020000f).m(m_ramdac, FUNC(bt458_device::map)).umask32(0xff000000);
	map(0x00300000, 0x00300fff).rw(FUNC(sbus_cgsix_device::fbc_r), FUNC(sbus_cgsix_device::fbc_w));
	map(0x00301818, 0x0030181b).rw(FUNC(sbus_cgsix_device::thc_misc_r), FUNC(sbus_cgsix_device::thc_misc_w));
	map(0x003018fc, 0x003018ff).rw(FUNC(sbus_cgsix_device::cursor_address_r), FUNC(sbus_cgsix_device::cursor_address_w));
	map(0x00301900, 0x003019ff).rw(FUNC(sbus_cgsix_device::cursor_ram_r), FUNC(sbus_cgsix_device::cursor_ram_w));
	map(0x00700000, 0x00700fff).rw(FUNC(sbus_cgsix_device::fbc_r), FUNC(sbus_cgsix_device::fbc_w));
}

sbus_cgsix_device::sbus_cgsix_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, uint32_t clock)
	: device_t(mconfig, type, tag, owner, clock)
	, device_sbus_card_interface(mconfig, *this)
	, m_rom(*this, "prom")
	, m_screen(*this, "screen")
	, m_ramdac(*this, "ramdac")
{
}

void sbus_cgsix_device::device_start()
{
	m_vram = std::make_unique<uint32_t[]>(m_vram_size / 4);
	save_pointer(NAME(m_vram), m_vram_size / 4);
	save_item(NAME(m_vram_size));

	m_cursor_ram = std::make_unique<uint32_t[]>(32 * 2);
	save_pointer(NAME(m_cursor_ram), 32 * 2);

	save_item(NAME(m_fbc.m_config));
	save_item(NAME(m_fbc.m_misc));
	save_item(NAME(m_fbc.m_clip_check));
	save_item(NAME(m_fbc.m_status));
	save_item(NAME(m_fbc.m_draw_status));
	save_item(NAME(m_fbc.m_blit_status));
	save_item(NAME(m_fbc.m_font));

	save_item(NAME(m_fbc.m_x0));
	save_item(NAME(m_fbc.m_y0));
	save_item(NAME(m_fbc.m_z0));
	save_item(NAME(m_fbc.m_color0));
	save_item(NAME(m_fbc.m_x1));
	save_item(NAME(m_fbc.m_y1));
	save_item(NAME(m_fbc.m_z1));
	save_item(NAME(m_fbc.m_color1));
	save_item(NAME(m_fbc.m_x2));
	save_item(NAME(m_fbc.m_y2));
	save_item(NAME(m_fbc.m_z2));
	save_item(NAME(m_fbc.m_color2));
	save_item(NAME(m_fbc.m_x3));
	save_item(NAME(m_fbc.m_y3));
	save_item(NAME(m_fbc.m_z3));
	save_item(NAME(m_fbc.m_color3));

	save_item(NAME(m_fbc.m_raster_offx));
	save_item(NAME(m_fbc.m_raster_offy));

	save_item(NAME(m_fbc.m_autoincx));
	save_item(NAME(m_fbc.m_autoincy));

	save_item(NAME(m_fbc.m_clip_minx));
	save_item(NAME(m_fbc.m_clip_miny));

	save_item(NAME(m_fbc.m_clip_maxx));
	save_item(NAME(m_fbc.m_clip_maxy));

	save_item(NAME(m_fbc.m_fcolor));
	save_item(NAME(m_fbc.m_bcolor));

	save_item(NAME(m_fbc.m_rasterop));

	save_item(NAME(m_fbc.m_plane_mask));
	save_item(NAME(m_fbc.m_pixel_mask));

	save_item(NAME(m_fbc.m_patt_align));
	save_item(NAME(m_fbc.m_patt_align_x));
	save_item(NAME(m_fbc.m_patt_align_y));
	save_item(NAME(m_fbc.m_pattern));

	save_item(NAME(m_fbc.m_ipoint_absx));
	save_item(NAME(m_fbc.m_ipoint_absy));
	save_item(NAME(m_fbc.m_ipoint_absz));
	save_item(NAME(m_fbc.m_ipoint_relx));
	save_item(NAME(m_fbc.m_ipoint_rely));
	save_item(NAME(m_fbc.m_ipoint_relz));
	save_item(NAME(m_fbc.m_ipoint_r));
	save_item(NAME(m_fbc.m_ipoint_g));
	save_item(NAME(m_fbc.m_ipoint_b));
	save_item(NAME(m_fbc.m_ipoint_a));

	save_item(NAME(m_fbc.m_iline_absx));
	save_item(NAME(m_fbc.m_iline_absy));
	save_item(NAME(m_fbc.m_iline_absz));
	save_item(NAME(m_fbc.m_iline_relx));
	save_item(NAME(m_fbc.m_iline_rely));
	save_item(NAME(m_fbc.m_iline_relz));
	save_item(NAME(m_fbc.m_iline_r));
	save_item(NAME(m_fbc.m_iline_g));
	save_item(NAME(m_fbc.m_iline_b));
	save_item(NAME(m_fbc.m_iline_a));

	save_item(NAME(m_fbc.m_itri_absx));
	save_item(NAME(m_fbc.m_itri_absy));
	save_item(NAME(m_fbc.m_itri_absz));
	save_item(NAME(m_fbc.m_itri_relx));
	save_item(NAME(m_fbc.m_itri_rely));
	save_item(NAME(m_fbc.m_itri_relz));
	save_item(NAME(m_fbc.m_itri_r));
	save_item(NAME(m_fbc.m_itri_g));
	save_item(NAME(m_fbc.m_itri_b));
	save_item(NAME(m_fbc.m_itri_a));

	save_item(NAME(m_fbc.m_iquad_absx));
	save_item(NAME(m_fbc.m_iquad_absy));
	save_item(NAME(m_fbc.m_iquad_absz));
	save_item(NAME(m_fbc.m_iquad_relx));
	save_item(NAME(m_fbc.m_iquad_rely));
	save_item(NAME(m_fbc.m_iquad_relz));
	save_item(NAME(m_fbc.m_iquad_r));
	save_item(NAME(m_fbc.m_iquad_g));
	save_item(NAME(m_fbc.m_iquad_b));
	save_item(NAME(m_fbc.m_iquad_a));

	save_item(NAME(m_fbc.m_irect_absx));
	save_item(NAME(m_fbc.m_irect_absy));
	save_item(NAME(m_fbc.m_irect_absz));
	save_item(NAME(m_fbc.m_irect_relx));
	save_item(NAME(m_fbc.m_irect_rely));
	save_item(NAME(m_fbc.m_irect_relz));
	save_item(NAME(m_fbc.m_irect_r));
	save_item(NAME(m_fbc.m_irect_g));
	save_item(NAME(m_fbc.m_irect_b));
	save_item(NAME(m_fbc.m_irect_a));

	save_item(NAME(m_fbc.m_vertex_count));

	m_fbc.m_prim_buf = std::make_unique<vertex[]>(0x1000); // Unknown size on hardware
	save_pointer(NAME(reinterpret_cast<uint8_t*>(m_fbc.m_prim_buf.get())), sizeof(vertex) * 0x1000);

	save_item(NAME(m_fbc.m_curr_prim_type));

	save_item(NAME(m_thc_misc));
	save_item(NAME(m_cursor_x));
	save_item(NAME(m_cursor_y));
}

void sbus_cgsix_device::device_reset()
{
	m_fbc.m_vertex_count = 0;
	m_thc_misc = 0;
}

uint32_t sbus_cgsix_device::screen_update(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect)
{
	const pen_t *pens = m_ramdac->pens();
	uint8_t *vram = (uint8_t *)&m_vram[0];

	for (int16_t y = 0; y < 900; y++)
	{
		uint32_t *scanline = &bitmap.pix32(y);
		const bool cursor_row_hit = (y >= m_cursor_y && y < (m_cursor_y + 32));
		for (int16_t x = 0; x < 1152; x++)
		{
			uint8_t cursor_pixel = 0;
			const bool cursor_column_hit = (x >= m_cursor_x && x < (m_cursor_x + 32));
			if (cursor_row_hit && cursor_column_hit)
			{
				const int16_t cursor_row = y - m_cursor_y;
				const uint32_t cursor_bit = 31 - (x - m_cursor_x);
				const uint32_t cursor_plane_a = m_cursor_ram[cursor_row];
				const uint32_t cursor_plane_b = m_cursor_ram[cursor_row + 32];
				cursor_pixel = (BIT(cursor_plane_b, cursor_bit) << 1) | BIT(cursor_plane_a, cursor_bit);
				if (cursor_pixel)
				{
					*scanline++ = pens[0x100 + cursor_pixel];
					continue;
				}
			}

			const uint8_t pixel = vram[y * 1152 + BYTE4_XOR_BE(x)];
			*scanline++ = pens[pixel];
		}
	}

	return 0;
}

uint32_t sbus_cgsix_device::rom_r(offs_t offset)
{
	return ((uint32_t*)m_rom->base())[offset];
}

uint32_t sbus_cgsix_device::unknown_r(offs_t offset, uint32_t mem_mask)
{
	logerror("%s: unknown_r: %08x & %08x\n", machine().describe_context(), offset << 2, mem_mask);
	return 0;
}

void sbus_cgsix_device::unknown_w(offs_t offset, uint32_t data, uint32_t mem_mask)
{
	logerror("%s: unknown_w: %08x = %08x & %08x\n", machine().describe_context(), offset << 2, data, mem_mask);
}

uint32_t sbus_cgsix_device::vram_r(offs_t offset)
{
	return m_vram[offset];
}

void sbus_cgsix_device::vram_w(offs_t offset, uint32_t data, uint32_t mem_mask)
{
	COMBINE_DATA(&m_vram[offset]);
}

uint8_t sbus_cgsix_device::perform_rasterop(uint8_t src, uint8_t dst, uint8_t mask)
{
	const uint32_t rops[4] = { fbc_rasterop_rop00(), fbc_rasterop_rop01(), fbc_rasterop_rop10(), fbc_rasterop_rop11() };

	if (fbc_misc_data() == FBC_MISC_DATA_COLOR1)
	{
		src = BIT(src, 0) * 0xff;
		dst = BIT(dst, 0) * 0xff;
	}

	uint8_t result = 0;
	//logerror("src:%02x dst:%02x\n", src, dst);
	for (int bit = 0; bit < 8; bit++)
	{
		const uint8_t mask = (1 << bit);
		const uint8_t f = BIT(m_fbc.m_fcolor, bit) << 1;
		const uint8_t b = BIT(m_fbc.m_bcolor, bit);
		const uint8_t s = src & mask;
		const uint8_t d = dst & mask;
		const uint32_t rop = rops[f | b];
		//if (fbc_misc_data() == FBC_MISC_DATA_COLOR8)
			//logerror("f:%d b:%d s:%02x d:%02x rop:%d\n", f >> 1, b, s, d, rop);

		uint8_t value = 0;
		switch (rop)
		{
			case ROP_CLR:                               break;
			case ROP_SRC_NOR_DST:   value = ~(s | d);   break;
			case ROP_NSRC_AND_DST:  value = ~s & d;     break;
			case ROP_NOT_SRC:       value = ~s;         break;
			case ROP_SRC_AND_NDST:  value = s & ~d;     break;
			case ROP_NOT_DST:       value = ~d;         break;
			case ROP_SRC_XOR_DST:   value = s ^ d;      break;
			case ROP_SRC_NAND_DST:  value = ~(s & d);   break;
			case ROP_SRC_AND_DST:   value = s & d;      break;
			case ROP_SRC_XNOR_DST:  value = ~(s ^ d);   break;
			case ROP_DST:           value = d;          break;
			case ROP_NSRC_OR_DST:   value = ~s | d;     break;
			case ROP_SRC:           value = s;          break;
			case ROP_SRC_OR_NDST:   value = s | ~d;     break;
			case ROP_SRC_OR_DST:    value = s | d;      break;
			case ROP_SET:           value = 0xff;       break;
			default:                value = 0;          break;
		}
		result |= value & mask;
	}
	//if (fbc_misc_data() == FBC_MISC_DATA_COLOR8)
		//logerror("result: %02x\n", result);
	return result;
}

void sbus_cgsix_device::handle_font_poke()
{
	if (fbc_misc_draw() > FBC_MISC_DRAW_RENDER)
	{
		logerror("handle_font_poke: Unsupported font draw mode %d, abandoning draw\n", fbc_misc_draw());
		return;
	}

	const bool color8 = (fbc_misc_data() == FBC_MISC_DATA_COLOR8);

	uint32_t pixel_mask = fbc_get_pixel_mask();
	uint8_t plane_mask = fbc_get_plane_mask();

	const uint32_t daddr = m_fbc.m_y0 * 1152;
	uint8_t *vram = (uint8_t*)&m_vram[0];
	vram += daddr;
	const int width = (int)m_fbc.m_x1 - (int)m_fbc.m_x0;
	const uint32_t font = m_fbc.m_font;
	uint32_t x = m_fbc.m_x0;
	//logerror("Width: %d, bits %d to %d\n", width, 31, 31 - width);
	int step_size = color8 ? 8 : 1;
	int start_bit = 32 - step_size;

	for (int bit = start_bit; bit >= (start_bit - width * step_size) && x < 1152; bit -= step_size, x++)
	{
		if (!BIT(pixel_mask, 31 - (x % 32)))
			continue;

		uint8_t src = 0;
		if (color8)
			src = (font >> bit) & 0xff;
		else
			src = BIT(font, bit) ? 0xff : 0x00;
		const uint8_t dst = vram[BYTE4_XOR_BE(x)];
		vram[BYTE4_XOR_BE(x)]= perform_rasterop(src, dst, plane_mask);
	}
	m_fbc.m_x0 += m_fbc.m_autoincx;
	m_fbc.m_x1 += m_fbc.m_autoincx;
	m_fbc.m_y0 += m_fbc.m_autoincy;
	m_fbc.m_y1 += m_fbc.m_autoincy;
}

uint32_t sbus_cgsix_device::fbc_get_pixel_mask()
{
	switch (fbc_rasterop_pixel())
	{
	default: // Ignore
		return 0xffffffff;
	case 1: // Zeros
		return 0x00000000;
	case 2: // Ones
		return 0xffffffff;
		break;
	case 3: // Mask
		return m_fbc.m_pixel_mask;
	}
}

uint8_t sbus_cgsix_device::fbc_get_plane_mask()
{
	switch (fbc_rasterop_plane())
	{
	default: // Ignore
		return 0xff;
	case 1: // Zeros
		return 0x00;
	case 2: // Ones
		return 0xff;
		break;
	case 3: // Mask
		return (uint8_t)m_fbc.m_plane_mask;
	}
}

// NOTE: This is basically untested, and probably full of bugs!
void sbus_cgsix_device::handle_draw_command()
{
	if (fbc_misc_draw() > FBC_MISC_DRAW_RENDER)
	{
		logerror("handle_draw_command: Unsupported draw mode %d, abandoning draw\n", fbc_misc_draw());
		return;
	}

	if (m_fbc.m_curr_prim_type != PRIM_RECT)
	{
		logerror("handle_draw_command: Unsupported prim type %d, abandoning draw\n", m_fbc.m_curr_prim_type);
		return;
	}

	if (m_fbc.m_vertex_count < 2)
	{
		logerror("handle_draw_command: Insufficient number of vertices queued, abandoning draw\n");
		return;
	}

	uint8_t *vram = (uint8_t*)&m_vram[0];

	uint32_t pixel_mask = fbc_get_pixel_mask();
	uint8_t plane_mask = fbc_get_plane_mask();

	uint32_t vindex = 0;
	while (vindex < m_fbc.m_vertex_count)
	{
		vertex &v0 = m_fbc.m_prim_buf[vindex++];
		vertex &v1 = m_fbc.m_prim_buf[vindex++];

		for (uint32_t y = v0.m_absy; y <= v1.m_absy; y++)
		{
			uint8_t *line = &vram[y * 1152];
			const uint16_t patt_y_index = (y - m_fbc.m_patt_align_y) % 16;
			for (uint32_t x = v0.m_absx; x <= v1.m_absx; x++)
			{
				if (!BIT(pixel_mask, 31 - (x % 32)))
					continue;

				const uint32_t native_x = BYTE4_XOR_BE(x);
				uint8_t src = line[native_x];

				switch (fbc_rasterop_pattern())
				{
				default: // Ignore
					break;
				case 1: // Zeroes
					src = 0x00;
					break;
				case 2: // Ones
					src = 0xff;
					break;
				case 3: // Pattern register
				{
					const uint16_t patt_x_index = 15 - ((x - m_fbc.m_patt_align_x) % 16);
					src = BIT(m_fbc.m_patterns[patt_y_index], patt_x_index) ? 0xff : 0x00;
					break;
				}
				}

				const uint8_t dst = line[native_x];
				line[native_x] = perform_rasterop(src, dst, plane_mask);
			}
		}
	}
	m_fbc.m_vertex_count = 0;
}

// NOTE: This is basically untested, and probably full of bugs!
void sbus_cgsix_device::handle_blit_command()
{
	uint8_t *vram = (uint8_t*)&m_vram[0];
	const uint32_t fbw = 1152;//(m_fbc.m_clip_maxx + 1);
	logerror("Copying from %d,%d-%d,%d to %d,%d-%d,%d, width %d, height %d\n"
		, m_fbc.m_x0, m_fbc.m_y0
		, m_fbc.m_x1, m_fbc.m_y1
		, m_fbc.m_x2, m_fbc.m_y2
		, m_fbc.m_x3, m_fbc.m_y3
		, m_fbc.m_clip_maxx, m_fbc.m_clip_maxy);
	uint32_t srcy = m_fbc.m_y0;
	uint32_t dsty = m_fbc.m_y2;
	for (; srcy < m_fbc.m_y1; srcy++, dsty++)
	{
		uint8_t *srcline = &vram[srcy * fbw];
		uint8_t *dstline = &vram[dsty * fbw];
		uint32_t srcx = m_fbc.m_x0;
		uint32_t dstx = m_fbc.m_x2;
		for (; srcx < m_fbc.m_x1; srcx++, dstx++)
		{
			const uint32_t native_dstx = BYTE4_XOR_BE(dstx);
			const uint8_t src = srcline[BYTE4_XOR_BE(srcx)];
			const uint8_t dst = dstline[native_dstx];
			const uint8_t result = perform_rasterop(src, dst);
			//logerror("vram[%d] = %02x\n", result);
			dstline[native_dstx] = result;
		}
	}
}

uint32_t sbus_cgsix_device::fbc_r(offs_t offset, uint32_t mem_mask)
{
	uint32_t ret = 0;
	switch (offset)
	{
		case FBC_CONFIG:
		{
			const uint32_t data = (m_fbc.m_config & FBC_CONFIG_MASK) | FBC_CONFIG_FBID | FBC_CONFIG_VERSION;
			logerror("%s: fbc_r: CONFIG (%08x & %08x)\n", machine().describe_context(), data, mem_mask);
			return data;
		}
		case FBC_MISC:
			logerror("fbc_r: MISC (%08x & %08x)\n", m_fbc.m_misc, mem_mask);
			return m_fbc.m_misc;
		case FBC_CLIP_CHECK:
			logerror("fbc_r: CLIP_CHECK (%08x & %08x)\n", m_fbc.m_clip_check, mem_mask);
			return m_fbc.m_clip_check;

		case FBC_STATUS:
			logerror("fbc_r: STATUS (%08x & %08x)\n", m_fbc.m_status, mem_mask);
			return m_fbc.m_status;
		case FBC_DRAW_STATUS:
			logerror("fbc_r: DRAW_STATUS (%08x & %08x)\n", m_fbc.m_draw_status, mem_mask);
			handle_draw_command();
			return m_fbc.m_draw_status;
		case FBC_BLIT_STATUS:
			logerror("fbc_r: BLIT_STATUS (%08x & %08x)\n", m_fbc.m_blit_status, mem_mask);
			handle_blit_command();
			return m_fbc.m_blit_status;
		case FBC_FONT:
			logerror("fbc_r: FONT (%08x & %08x)\n", m_fbc.m_font, mem_mask);
			return m_fbc.m_font;

		case FBC_X0:
			logerror("fbc_r: X0 (%08x & %08x)\n", m_fbc.m_x0, mem_mask);
			return m_fbc.m_x0;
		case FBC_Y0:
			logerror("fbc_r: Y0 (%08x & %08x)\n", m_fbc.m_y0, mem_mask);
			return m_fbc.m_y0;
		case FBC_Z0:
			logerror("fbc_r: Z0 (%08x & %08x)\n", m_fbc.m_z0, mem_mask);
			return m_fbc.m_z0;
		case FBC_COLOR0:
			logerror("fbc_r: COLOR0 (%08x & %08x)\n", m_fbc.m_color0, mem_mask);
			return m_fbc.m_color0;
		case FBC_X1:
			logerror("fbc_r: X1 (%08x & %08x)\n", m_fbc.m_x1, mem_mask);
			return m_fbc.m_x1;
		case FBC_Y1:
			logerror("fbc_r: Y1 (%08x & %08x)\n", m_fbc.m_y1, mem_mask);
			return m_fbc.m_y1;
		case FBC_Z1:
			logerror("fbc_r: Z1 (%08x & %08x)\n", m_fbc.m_z1, mem_mask);
			return m_fbc.m_z1;
		case FBC_COLOR1:
			logerror("fbc_r: COLOR1 (%08x & %08x)\n", m_fbc.m_color1, mem_mask);
			return m_fbc.m_color1;
		case FBC_X2:
			logerror("fbc_r: X2 (%08x & %08x)\n", m_fbc.m_x2, mem_mask);
			return m_fbc.m_x2;
		case FBC_Y2:
			logerror("fbc_r: Y2 (%08x & %08x)\n", m_fbc.m_y2, mem_mask);
			return m_fbc.m_y2;
		case FBC_Z2:
			logerror("fbc_r: Z2 (%08x & %08x)\n", m_fbc.m_z2, mem_mask);
			return m_fbc.m_z2;
		case FBC_COLOR2:
			logerror("fbc_r: COLOR2 (%08x & %08x)\n", m_fbc.m_color2, mem_mask);
			return m_fbc.m_color2;
		case FBC_X3:
			logerror("fbc_r: X3 (%08x & %08x)\n", m_fbc.m_x3, mem_mask);
			return m_fbc.m_x3;
		case FBC_Y3:
			logerror("fbc_r: Y3 (%08x & %08x)\n", m_fbc.m_y3, mem_mask);
			return m_fbc.m_y3;
		case FBC_Z3:
			logerror("fbc_r: Z3 (%08x & %08x)\n", m_fbc.m_z3, mem_mask);
			return m_fbc.m_z3;
		case FBC_COLOR3:
			logerror("fbc_r: COLOR3 (%08x & %08x)\n", m_fbc.m_color3, mem_mask);
			return m_fbc.m_color3;

		case FBC_RASTER_OFFX:
			logerror("fbc_r: RASTER_OFFX (%08x & %08x)\n", m_fbc.m_raster_offx, mem_mask);
			return m_fbc.m_raster_offx;
		case FBC_RASTER_OFFY:
			logerror("fbc_r: RASTER_OFFY (%08x & %08x)\n", m_fbc.m_raster_offy, mem_mask);
			return m_fbc.m_raster_offy;
		case FBC_AUTOINCX:
			logerror("fbc_r: AUTOINCX (%08x & %08x)\n", m_fbc.m_autoincx, mem_mask);
			return m_fbc.m_autoincx;
		case FBC_AUTOINCY:
			logerror("fbc_r: AUTOINCY (%08x & %08x)\n", m_fbc.m_autoincy, mem_mask);
			return m_fbc.m_autoincy;
		case FBC_CLIP_MINX:
			logerror("fbc_r: CLIP_MINX (%08x & %08x)\n", m_fbc.m_clip_minx, mem_mask);
			return m_fbc.m_clip_minx;
		case FBC_CLIP_MINY:
			logerror("fbc_r: CLIP_MINY (%08x & %08x)\n", m_fbc.m_clip_miny, mem_mask);
			return m_fbc.m_clip_miny;
		case FBC_CLIP_MAXX:
			logerror("fbc_r: CLIP_MAXX (%08x & %08x)\n", m_fbc.m_clip_maxx, mem_mask);
			return m_fbc.m_clip_maxx;
		case FBC_CLIP_MAXY:
			logerror("fbc_r: CLIP_MAXY (%08x & %08x)\n", m_fbc.m_clip_maxy, mem_mask);
			return m_fbc.m_clip_maxy;

		case FBC_FCOLOR:
			logerror("fbc_r: FCOLOR (%08x & %08x)\n", m_fbc.m_fcolor, mem_mask);
			return m_fbc.m_fcolor;
		case FBC_BCOLOR:
			logerror("fbc_r: BCOLOR (%08x & %08x)\n", m_fbc.m_bcolor, mem_mask);
			return m_fbc.m_bcolor;
		case FBC_RASTEROP:
			logerror("fbc_r: RASTEROP (%08x & %08x)\n", m_fbc.m_rasterop, mem_mask);
			return m_fbc.m_rasterop;
		case FBC_PLANE_MASK:
			logerror("fbc_r: PLANE_MASK (%08x & %08x)\n", m_fbc.m_plane_mask, mem_mask);
			return m_fbc.m_plane_mask;
		case FBC_PIXEL_MASK:
			logerror("fbc_r: PIXEL_MASK (%08x & %08x)\n", m_fbc.m_pixel_mask, mem_mask);
			return m_fbc.m_pixel_mask;

		case FBC_PATT_ALIGN:
			logerror("fbc_r: PATT_ALIGN (%08x & %08x)\n", m_fbc.m_patt_align, mem_mask);
			return m_fbc.m_patt_align;
		case FBC_PATTERN0:
			logerror("fbc_r: PATTERN0 (%08x & %08x)\n", m_fbc.m_pattern[0], mem_mask);
			return m_fbc.m_pattern[0];
		case FBC_PATTERN1:
			logerror("fbc_r: PATTERN1 (%08x & %08x)\n", m_fbc.m_pattern[1], mem_mask);
			return m_fbc.m_pattern[1];
		case FBC_PATTERN2:
			logerror("fbc_r: PATTERN2 (%08x & %08x)\n", m_fbc.m_pattern[2], mem_mask);
			return m_fbc.m_pattern[2];
		case FBC_PATTERN3:
			logerror("fbc_r: PATTERN3 (%08x & %08x)\n", m_fbc.m_pattern[3], mem_mask);
			return m_fbc.m_pattern[3];
		case FBC_PATTERN4:
			logerror("fbc_r: PATTERN4 (%08x & %08x)\n", m_fbc.m_pattern[4], mem_mask);
			return m_fbc.m_pattern[4];
		case FBC_PATTERN5:
			logerror("fbc_r: PATTERN5 (%08x & %08x)\n", m_fbc.m_pattern[5], mem_mask);
			return m_fbc.m_pattern[5];
		case FBC_PATTERN6:
			logerror("fbc_r: PATTERN6 (%08x & %08x)\n", m_fbc.m_pattern[6], mem_mask);
			return m_fbc.m_pattern[6];
		case FBC_PATTERN7:
			logerror("fbc_r: PATTERN7 (%08x & %08x)\n", m_fbc.m_pattern[7], mem_mask);
			return m_fbc.m_pattern[7];

		case FBC_IPOINT_ABSX:
			logerror("fbc_r: IPOINT_ABSX (%08x & %08x)\n", m_fbc.m_ipoint_absx, mem_mask);
			return m_fbc.m_ipoint_absx;
		case FBC_IPOINT_ABSY:
			logerror("fbc_r: IPOINT_ABSY (%08x & %08x)\n", m_fbc.m_ipoint_absy, mem_mask);
			return m_fbc.m_ipoint_absy;
		case FBC_IPOINT_ABSZ:
			logerror("fbc_r: IPOINT_ABSZ (%08x & %08x)\n", m_fbc.m_ipoint_absz, mem_mask);
			return m_fbc.m_ipoint_absz;
		case FBC_IPOINT_RELX:
			logerror("fbc_r: IPOINT_RELX (%08x & %08x)\n", m_fbc.m_ipoint_relx, mem_mask);
			return m_fbc.m_ipoint_relx;
		case FBC_IPOINT_RELY:
			logerror("fbc_r: IPOINT_RELY (%08x & %08x)\n", m_fbc.m_ipoint_rely, mem_mask);
			return m_fbc.m_ipoint_rely;
		case FBC_IPOINT_RELZ:
			logerror("fbc_r: IPOINT_RELZ (%08x & %08x)\n", m_fbc.m_ipoint_relz, mem_mask);
			return m_fbc.m_ipoint_relz;
		case FBC_IPOINT_R:
			logerror("fbc_r: IPOINT_R (%08x & %08x)\n", m_fbc.m_ipoint_r, mem_mask);
			return m_fbc.m_ipoint_r;
		case FBC_IPOINT_G:
			logerror("fbc_r: IPOINT_G (%08x & %08x)\n", m_fbc.m_ipoint_g, mem_mask);
			return m_fbc.m_ipoint_g;
		case FBC_IPOINT_B:
			logerror("fbc_r: IPOINT_B (%08x & %08x)\n", m_fbc.m_ipoint_b, mem_mask);
			return m_fbc.m_ipoint_b;
		case FBC_IPOINT_A:
			logerror("fbc_r: IPOINT_A (%08x & %08x)\n", m_fbc.m_ipoint_a, mem_mask);
			return m_fbc.m_ipoint_a;

		case FBC_ILINE_ABSX:
			logerror("fbc_r: ILINE_ABSX (%08x & %08x)\n", m_fbc.m_iline_absx, mem_mask);
			return m_fbc.m_iline_absx;
		case FBC_ILINE_ABSY:
			logerror("fbc_r: ILINE_ABSY (%08x & %08x)\n", m_fbc.m_iline_absy, mem_mask);
			return m_fbc.m_iline_absy;
		case FBC_ILINE_ABSZ:
			logerror("fbc_r: ILINE_ABSZ (%08x & %08x)\n", m_fbc.m_iline_absz, mem_mask);
			return m_fbc.m_iline_absz;
		case FBC_ILINE_RELX:
			logerror("fbc_r: ILINE_RELX (%08x & %08x)\n", m_fbc.m_iline_relx, mem_mask);
			return m_fbc.m_iline_relx;
		case FBC_ILINE_RELY:
			logerror("fbc_r: ILINE_RELY (%08x & %08x)\n", m_fbc.m_iline_rely, mem_mask);
			return m_fbc.m_iline_rely;
		case FBC_ILINE_RELZ:
			logerror("fbc_r: ILINE_RELZ (%08x & %08x)\n", m_fbc.m_iline_relz, mem_mask);
			return m_fbc.m_iline_relz;
		case FBC_ILINE_R:
			logerror("fbc_r: ILINE_R (%08x & %08x)\n", m_fbc.m_iline_r, mem_mask);
			return m_fbc.m_iline_r;
		case FBC_ILINE_G:
			logerror("fbc_r: ILINE_G (%08x & %08x)\n", m_fbc.m_iline_g, mem_mask);
			return m_fbc.m_iline_g;
		case FBC_ILINE_B:
			logerror("fbc_r: ILINE_B (%08x & %08x)\n", m_fbc.m_iline_b, mem_mask);
			return m_fbc.m_iline_b;
		case FBC_ILINE_A:
			logerror("fbc_r: ILINE_A (%08x & %08x)\n", m_fbc.m_iline_a, mem_mask);
			return m_fbc.m_iline_a;

		case FBC_ITRI_ABSX:
			logerror("fbc_r: ITRI_ABSX (%08x & %08x)\n", m_fbc.m_itri_absx, mem_mask);
			return m_fbc.m_itri_absx;
		case FBC_ITRI_ABSY:
			logerror("fbc_r: ITRI_ABSY (%08x & %08x)\n", m_fbc.m_itri_absy, mem_mask);
			return m_fbc.m_itri_absy;
		case FBC_ITRI_ABSZ:
			logerror("fbc_r: ITRI_ABSZ (%08x & %08x)\n", m_fbc.m_itri_absz, mem_mask);
			return m_fbc.m_itri_absz;
		case FBC_ITRI_RELX:
			logerror("fbc_r: ITRI_RELX (%08x & %08x)\n", m_fbc.m_itri_relx, mem_mask);
			return m_fbc.m_itri_relx;
		case FBC_ITRI_RELY:
			logerror("fbc_r: ITRI_RELY (%08x & %08x)\n", m_fbc.m_itri_rely, mem_mask);
			return m_fbc.m_itri_rely;
		case FBC_ITRI_RELZ:
			logerror("fbc_r: ITRI_RELZ (%08x & %08x)\n", m_fbc.m_itri_relz, mem_mask);
			return m_fbc.m_itri_relz;
		case FBC_ITRI_R:
			logerror("fbc_r: ITRI_R (%08x & %08x)\n", m_fbc.m_itri_r, mem_mask);
			return m_fbc.m_itri_r;
		case FBC_ITRI_G:
			logerror("fbc_r: ITRI_G (%08x & %08x)\n", m_fbc.m_itri_g, mem_mask);
			return m_fbc.m_itri_g;
		case FBC_ITRI_B:
			logerror("fbc_r: ITRI_B (%08x & %08x)\n", m_fbc.m_itri_b, mem_mask);
			return m_fbc.m_itri_b;
		case FBC_ITRI_A:
			logerror("fbc_r: ITRI_A (%08x & %08x)\n", m_fbc.m_itri_a, mem_mask);
			return m_fbc.m_itri_a;

		case FBC_IQUAD_ABSX:
			logerror("fbc_r: IQUAD_ABSX (%08x & %08x)\n", m_fbc.m_iquad_absx, mem_mask);
			return m_fbc.m_iquad_absx;
		case FBC_IQUAD_ABSY:
			logerror("fbc_r: IQUAD_ABSY (%08x & %08x)\n", m_fbc.m_iquad_absy, mem_mask);
			return m_fbc.m_iquad_absy;
		case FBC_IQUAD_ABSZ:
			logerror("fbc_r: IQUAD_ABSZ (%08x & %08x)\n", m_fbc.m_iquad_absz, mem_mask);
			return m_fbc.m_iquad_absz;
		case FBC_IQUAD_RELX:
			logerror("fbc_r: IQUAD_RELX (%08x & %08x)\n", m_fbc.m_iquad_relx, mem_mask);
			return m_fbc.m_iquad_relx;
		case FBC_IQUAD_RELY:
			logerror("fbc_r: IQUAD_RELY (%08x & %08x)\n", m_fbc.m_iquad_rely, mem_mask);
			return m_fbc.m_iquad_rely;
		case FBC_IQUAD_RELZ:
			logerror("fbc_r: IQUAD_RELZ (%08x & %08x)\n", m_fbc.m_iquad_relz, mem_mask);
			return m_fbc.m_iquad_relz;
		case FBC_IQUAD_R:
			logerror("fbc_r: IQUAD_R (%08x & %08x)\n", m_fbc.m_iquad_r, mem_mask);
			return m_fbc.m_iquad_r;
		case FBC_IQUAD_G:
			logerror("fbc_r: IQUAD_G (%08x & %08x)\n", m_fbc.m_iquad_g, mem_mask);
			return m_fbc.m_iquad_g;
		case FBC_IQUAD_B:
			logerror("fbc_r: IQUAD_B (%08x & %08x)\n", m_fbc.m_iquad_b, mem_mask);
			return m_fbc.m_iquad_b;
		case FBC_IQUAD_A:
			logerror("fbc_r: IQUAD_A (%08x & %08x)\n", m_fbc.m_iquad_a, mem_mask);
			return m_fbc.m_iquad_a;

		case FBC_IRECT_ABSX:
			logerror("fbc_r: IRECT_ABSX (%08x & %08x)\n", m_fbc.m_irect_absx, mem_mask);
			return m_fbc.m_irect_absx;
		case FBC_IRECT_ABSY:
			logerror("fbc_r: IRECT_ABSY (%08x & %08x)\n", m_fbc.m_irect_absy, mem_mask);
			return m_fbc.m_irect_absy;
		case FBC_IRECT_ABSZ:
			logerror("fbc_r: IRECT_ABSZ (%08x & %08x)\n", m_fbc.m_irect_absz, mem_mask);
			return m_fbc.m_irect_absz;
		case FBC_IRECT_RELX:
			logerror("fbc_r: IRECT_RELX (%08x & %08x)\n", m_fbc.m_irect_relx, mem_mask);
			return m_fbc.m_irect_relx;
		case FBC_IRECT_RELY:
			logerror("fbc_r: IRECT_RELY (%08x & %08x)\n", m_fbc.m_irect_rely, mem_mask);
			return m_fbc.m_irect_rely;
		case FBC_IRECT_RELZ:
			logerror("fbc_r: IRECT_RELZ (%08x & %08x)\n", m_fbc.m_irect_relz, mem_mask);
			return m_fbc.m_irect_relz;
		case FBC_IRECT_R:
			logerror("fbc_r: IRECT_R (%08x & %08x)\n", m_fbc.m_irect_r, mem_mask);
			return m_fbc.m_irect_r;
		case FBC_IRECT_G:
			logerror("fbc_r: IRECT_G (%08x & %08x)\n", m_fbc.m_irect_g, mem_mask);
			return m_fbc.m_irect_g;
		case FBC_IRECT_B:
			logerror("fbc_r: IRECT_B (%08x & %08x)\n", m_fbc.m_irect_b, mem_mask);
			return m_fbc.m_irect_b;
		case FBC_IRECT_A:
			logerror("fbc_r: IRECT_A (%08x & %08x)\n", m_fbc.m_irect_a, mem_mask);
			return m_fbc.m_irect_a;

		default:
			logerror("fbc_r: Unknown register %08x & %08x\n", 0x00700000 | (offset << 2), mem_mask);
			break;
	}
	return ret;
}

void sbus_cgsix_device::fbc_w(offs_t offset, uint32_t data, uint32_t mem_mask)
{
	static char const *const misc_bdisp_name[4] = { "IGNORE", "0", "1", "ILLEGAL" };
	static char const *const misc_bread_name[4] = { "IGNORE", "0", "1", "ILLEGAL" };
	static char const *const misc_bwrite1_name[4] = { "IGNORE", "ENABLE", "DISABLE", "ILLEGAL" };
	static char const *const misc_bwrite0_name[4] = { "IGNORE", "ENABLE", "DISABLE", "ILLEGAL" };
	static char const *const misc_draw_name[4] = { "IGNORE", "RENDER", "PICK", "ILLEGAL" };
	static char const *const misc_data_name[4] = { "IGNORE", "COLOR8", "COLOR1", "HRMONO" };
	static char const *const misc_blit_name[4] = { "IGNORE", "NOSRC", "SRC", "ILLEGAL" };
	static char const *const rasterop_rop_name[16] =
	{
		"CLR", "SRC_NOR_DST", "NSRC_AND_DST", "NOT_SRC", "SRC_AND_NDST", "NOT_DST", "SRC_XOR_DST", "SRC_NAND_DST",
		"SRC_AND_DST", "SRC_XNOR_DST", "DST", "NSRC_OR_DST", "SRC", "SRC_OR_NDST", "SRC_OR_DST", "SET"
	};
	static char const *const rasterop_plot_name[2] = { "PLOT", "UNPLOT" };
	static char const *const rasterop_rast_name[2] = { "BOOL", "LINEAR" };
	static char const *const rasterop_attr_name[4] = { "IGNORE", "UNSUPP", "SUPP", "ILLEGAL" };
	static char const *const rasterop_polyg_name[4] = { "IGNORE", "OVERLAP", "NONOVERLAP", "ILLEGAL" };
	static char const *const rasterop_pattern_name[4] = { "IGNORE", "ZEROES", "ONES", "MASK" };
	static char const *const rasterop_pixel_name[4] = { "IGNORE", "ZEROES", "ONES", "MASK" };
	static char const *const rasterop_plane_name[4] = { "IGNORE", "ZEROES", "ONES", "MASK" };

	switch (offset)
	{
		case FBC_CONFIG:
			COMBINE_DATA(&m_fbc.m_config);
			logerror("fbc_w: CONFIG = %08x & %08x)\n", data, mem_mask);
			break;
		case FBC_MISC:
			COMBINE_DATA(&m_fbc.m_misc);
			logerror("fbc_w: MISC = %08x & %08x\n", data, mem_mask);
			logerror("       MISC_INDEX     = %d\n", fbc_misc_index());
			logerror("       MISC_INDEX_MOD = %d\n", fbc_misc_index_mod());
			logerror("       MISC_BDISP     = %d (%s)\n", fbc_misc_bdisp(), misc_bdisp_name[fbc_misc_bdisp()]);
			logerror("       MISC_BREAD     = %d (%s)\n", fbc_misc_bread(), misc_bread_name[fbc_misc_bread()]);
			logerror("       MISC_BWRITE1   = %d (%s)\n", fbc_misc_bwrite1(), misc_bwrite1_name[fbc_misc_bwrite1()]);
			logerror("       MISC_BWRITE0   = %d (%s)\n", fbc_misc_bwrite0(), misc_bwrite0_name[fbc_misc_bwrite0()]);
			logerror("       MISC_DRAW      = %d (%s)\n", fbc_misc_draw(), misc_draw_name[fbc_misc_draw()]);
			logerror("       MISC_DATA      = %d (%s)\n", fbc_misc_data(), misc_data_name[fbc_misc_data()]);
			logerror("       MISC_BLIT      = %d (%s)\n", fbc_misc_blit(), misc_blit_name[fbc_misc_blit()]);
			break;
		case FBC_CLIP_CHECK:
			logerror("fbc_w: CLIP_CHECK = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_clip_check);
			break;

		case FBC_STATUS:
			logerror("fbc_w: STATUS = %08x & %08x\n", data, mem_mask);
			//COMBINE_DATA(&m_fbc.m_status);
			break;
		case FBC_DRAW_STATUS:
			logerror("fbc_w: DRAW_STATUS = %08x & %08x\n", data, mem_mask);
			//COMBINE_DATA(&m_fbc.m_draw_status);
			break;
		case FBC_BLIT_STATUS:
			logerror("fbc_w: BLIT_STATUS = %08x & %08x\n", data, mem_mask);
			//COMBINE_DATA(&m_fbc.m_blit_status);
			break;
		case FBC_FONT:
		{
			logerror("fbc_w: FONT = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_font);
			handle_font_poke();
			break;
		}

		case FBC_X0:
			logerror("fbc_w: X0 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_x0);
			break;
		case FBC_Y0:
			logerror("fbc_w: Y0 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_y0);
			break;
		case FBC_Z0:
			logerror("fbc_w: Z0 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_z0);
			break;
		case FBC_COLOR0:
			logerror("fbc_w: COLOR0 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_color0);
			break;
		case FBC_X1:
			logerror("fbc_w: X1 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_x1);
			break;
		case FBC_Y1:
			logerror("fbc_w: Y1 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_y1);
			break;
		case FBC_Z1:
			logerror("fbc_w: Z1 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_z1);
			break;
		case FBC_COLOR1:
			logerror("fbc_w: COLOR1 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_color1);
			break;
		case FBC_X2:
			logerror("fbc_w: X2 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_x2);
			break;
		case FBC_Y2:
			logerror("fbc_w: Y2 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_y2);
			break;
		case FBC_Z2:
			logerror("fbc_w: Z2 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_z2);
			break;
		case FBC_COLOR2:
			logerror("fbc_w: COLOR2 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_color2);
			break;
		case FBC_X3:
			logerror("fbc_w: X3 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_x3);
			break;
		case FBC_Y3:
			logerror("fbc_w: Y3 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_y3);
			break;
		case FBC_Z3:
			logerror("fbc_w: Z3 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_z3);
			break;
		case FBC_COLOR3:
			logerror("fbc_w: COLOR3 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_color3);
			break;

		case FBC_RASTER_OFFX:
			logerror("fbc_w: RASTER_OFFX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_raster_offx);
			break;
		case FBC_RASTER_OFFY:
			logerror("fbc_w: RASTER_OFFY = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_raster_offy);
			break;
		case FBC_AUTOINCX:
			logerror("fbc_w: AUTOINCX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_autoincx);
			break;
		case FBC_AUTOINCY:
			logerror("fbc_w: AUTOINCY = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_autoincy);
			break;
		case FBC_CLIP_MINX:
			logerror("fbc_w: CLIP_MINX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_clip_minx);
			break;
		case FBC_CLIP_MINY:
			logerror("fbc_w: CLIP_MINY = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_clip_miny);
			break;
		case FBC_CLIP_MAXX:
			logerror("fbc_w: CLIP_MAXX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_clip_maxx);
			break;
		case FBC_CLIP_MAXY:
			logerror("fbc_w: CLIP_MAXY = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_clip_maxy);
			break;

		case FBC_FCOLOR:
			logerror("fbc_w: FCOLOR = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_fcolor);
			break;
		case FBC_BCOLOR:
			logerror("fbc_w: BCOLOR = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_bcolor);
			break;
		case FBC_RASTEROP:
			COMBINE_DATA(&m_fbc.m_rasterop);
			logerror("fbc_w: RASTEROP = %08x & %08x\n", data, mem_mask);
			logerror("       RASTEROP_ROP00 = %d (%s)\n", fbc_rasterop_rop00(), rasterop_rop_name[fbc_rasterop_rop00()]);
			logerror("       RASTEROP_ROP01 = %d (%s)\n", fbc_rasterop_rop01(), rasterop_rop_name[fbc_rasterop_rop01()]);
			logerror("       RASTEROP_ROP10 = %d (%s)\n", fbc_rasterop_rop10(), rasterop_rop_name[fbc_rasterop_rop10()]);
			logerror("       RASTEROP_ROP11 = %d (%s)\n", fbc_rasterop_rop11(), rasterop_rop_name[fbc_rasterop_rop11()]);
			logerror("       RASTEROP_PLOT  = %d (%s)\n", fbc_rasterop_plot(), rasterop_plot_name[fbc_rasterop_plot()]);
			logerror("       RASTEROP_RAST  = %d (%s)\n", fbc_rasterop_rast(), rasterop_rast_name[fbc_rasterop_rast()]);
			logerror("       RASTEROP_ATTR  = %d (%s)\n", fbc_rasterop_attr(), rasterop_attr_name[fbc_rasterop_attr()]);
			logerror("       RASTEROP_POLYG = %d (%s)\n", fbc_rasterop_polyg(), rasterop_polyg_name[fbc_rasterop_polyg()]);
			logerror("       RASTEROP_PATT  = %d (%s)\n", fbc_rasterop_pattern(), rasterop_pattern_name[fbc_rasterop_pattern()]);
			logerror("       RASTEROP_PIXEL = %d (%s)\n", fbc_rasterop_pixel(), rasterop_pixel_name[fbc_rasterop_pixel()]);
			logerror("       RASTEROP_PLANE = %d (%s)\n", fbc_rasterop_plane(), rasterop_plane_name[fbc_rasterop_plane()]);
			break;
		case FBC_PLANE_MASK:
			logerror("fbc_w: PLANE_MASK = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_plane_mask);
			break;
		case FBC_PIXEL_MASK:
			logerror("fbc_w: PIXEL_MASK = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_pixel_mask);
			break;

		case FBC_PATT_ALIGN:
			logerror("fbc_w: PATT_ALIGN = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_patt_align);
			m_fbc.m_patt_align_x = (m_fbc.m_patt_align >> 16) & 0x000f;
			m_fbc.m_patt_align_y = m_fbc.m_patt_align & 0x000f;
			break;
		case FBC_PATTERN0:
			logerror("fbc_w: PATTERN0 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_pattern[0]);
			m_fbc.m_patterns[0] = m_fbc.m_pattern[0] >> 16;
			m_fbc.m_patterns[1] = (uint16_t)m_fbc.m_pattern[0];
			break;
		case FBC_PATTERN1:
			logerror("fbc_w: PATTERN1 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_pattern[1]);
			m_fbc.m_patterns[2] = m_fbc.m_pattern[1] >> 16;
			m_fbc.m_patterns[3] = (uint16_t)m_fbc.m_pattern[1];
			break;
		case FBC_PATTERN2:
			logerror("fbc_w: PATTERN2 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_pattern[2]);
			m_fbc.m_patterns[4] = m_fbc.m_pattern[2] >> 16;
			m_fbc.m_patterns[5] = (uint16_t)m_fbc.m_pattern[2];
			break;
		case FBC_PATTERN3:
			logerror("fbc_w: PATTERN3 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_pattern[3]);
			m_fbc.m_patterns[6] = m_fbc.m_pattern[3] >> 16;
			m_fbc.m_patterns[7] = (uint16_t)m_fbc.m_pattern[3];
			break;
		case FBC_PATTERN4:
			logerror("fbc_w: PATTERN4 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_pattern[4]);
			m_fbc.m_patterns[8] = m_fbc.m_pattern[4] >> 16;
			m_fbc.m_patterns[9] = (uint16_t)m_fbc.m_pattern[4];
			break;
		case FBC_PATTERN5:
			logerror("fbc_w: PATTERN5 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_pattern[5]);
			m_fbc.m_patterns[10] = m_fbc.m_pattern[5] >> 16;
			m_fbc.m_patterns[11] = (uint16_t)m_fbc.m_pattern[5];
			break;
		case FBC_PATTERN6:
			logerror("fbc_w: PATTERN6 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_pattern[6]);
			m_fbc.m_patterns[12] = m_fbc.m_pattern[6] >> 16;
			m_fbc.m_patterns[13] = (uint16_t)m_fbc.m_pattern[6];
			break;
		case FBC_PATTERN7:
			logerror("fbc_w: PATTERN7 = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_pattern[7]);
			m_fbc.m_patterns[14] = m_fbc.m_pattern[7] >> 16;
			m_fbc.m_patterns[15] = (uint16_t)m_fbc.m_pattern[7];
			break;

		case FBC_IPOINT_ABSX:
			logerror("fbc_w: IPOINT_ABSX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_ipoint_absx);
			break;
		case FBC_IPOINT_ABSY:
			logerror("fbc_w: IPOINT_ABSY = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_ipoint_absy);
			break;
		case FBC_IPOINT_ABSZ:
			logerror("fbc_w: IPOINT_ABSZ = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_ipoint_absz);
			break;
		case FBC_IPOINT_RELX:
			logerror("fbc_w: IPOINT_RELX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_ipoint_relx);
			break;
		case FBC_IPOINT_RELY:
			logerror("fbc_w: IPOINT_RELY = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_ipoint_rely);
			break;
		case FBC_IPOINT_RELZ:
			logerror("fbc_w: IPOINT_RELZ = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_ipoint_relz);
			break;
		case FBC_IPOINT_R:
			logerror("fbc_w: IPOINT_R = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_ipoint_r);
			break;
		case FBC_IPOINT_G:
			logerror("fbc_w: IPOINT_G = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_ipoint_g);
			break;
		case FBC_IPOINT_B:
			logerror("fbc_w: IPOINT_B = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_ipoint_b);
			break;
		case FBC_IPOINT_A:
			logerror("fbc_w: IPOINT_A = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_ipoint_a);
			break;

		case FBC_ILINE_ABSX:
			logerror("fbc_w: ILINE_ABSX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iline_absx);
			break;
		case FBC_ILINE_ABSY:
			logerror("fbc_w: ILINE_ABSY = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iline_absy);
			break;
		case FBC_ILINE_ABSZ:
			logerror("fbc_w: ILINE_ABSZ = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iline_absz);
			break;
		case FBC_ILINE_RELX:
			logerror("fbc_w: ILINE_RELX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iline_relx);
			break;
		case FBC_ILINE_RELY:
			logerror("fbc_w: ILINE_RELY = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iline_rely);
			break;
		case FBC_ILINE_RELZ:
			logerror("fbc_w: ILINE_RELZ = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iline_relz);
			break;
		case FBC_ILINE_R:
			logerror("fbc_w: ILINE_R = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iline_r);
			break;
		case FBC_ILINE_G:
			logerror("fbc_w: ILINE_G = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iline_g);
			break;
		case FBC_ILINE_B:
			logerror("fbc_w: ILINE_B = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iline_b);
			break;
		case FBC_ILINE_A:
			logerror("fbc_w: ILINE_A = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iline_a);
			break;

		case FBC_ITRI_ABSX:
			logerror("fbc_w: ITRI_ABSX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_itri_absx);
			break;
		case FBC_ITRI_ABSY:
			COMBINE_DATA(&m_fbc.m_itri_absy);
			logerror("fbc_w: ITRI_ABSY = %08x & %08x\n", data, mem_mask);
			break;
		case FBC_ITRI_ABSZ:
			logerror("fbc_w: ITRI_ABSZ = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_itri_absz);
			break;
		case FBC_ITRI_RELX:
			logerror("fbc_w: ITRI_RELX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_itri_relx);
			break;
		case FBC_ITRI_RELY:
			logerror("fbc_w: ITRI_RELY = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_itri_rely);
			break;
		case FBC_ITRI_RELZ:
			logerror("fbc_w: ITRI_RELZ = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_itri_relz);
			break;
		case FBC_ITRI_R:
			logerror("fbc_w: ITRI_R = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_itri_r);
			break;
		case FBC_ITRI_G:
			logerror("fbc_w: ITRI_G = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_itri_g);
			break;
		case FBC_ITRI_B:
			logerror("fbc_w: ITRI_B = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_itri_b);
			break;
		case FBC_ITRI_A:
			logerror("fbc_w: ITRI_A = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_itri_a);
			break;

		case FBC_IQUAD_ABSX:
			logerror("fbc_w: IQUAD_ABSX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iquad_absx);
			break;
		case FBC_IQUAD_ABSY:
			logerror("fbc_w: IQUAD_ABSY = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iquad_absy);
			break;
		case FBC_IQUAD_ABSZ:
			logerror("fbc_w: IQUAD_ABSZ = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iquad_absz);
			break;
		case FBC_IQUAD_RELX:
			logerror("fbc_w: IQUAD_RELX = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iquad_relx);
			break;
		case FBC_IQUAD_RELY:
			logerror("fbc_w: IQUAD_RELY = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iquad_rely);
			break;
		case FBC_IQUAD_RELZ:
			logerror("fbc_w: IQUAD_RELZ = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iquad_relz);
			break;
		case FBC_IQUAD_R:
			logerror("fbc_w: IQUAD_R = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iquad_r);
			break;
		case FBC_IQUAD_G:
			logerror("fbc_w: IQUAD_G = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iquad_g);
			break;
		case FBC_IQUAD_B:
			logerror("fbc_w: IQUAD_B = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iquad_b);
			break;
		case FBC_IQUAD_A:
			logerror("fbc_w: IQUAD_A = %08x & %08x\n", data, mem_mask);
			COMBINE_DATA(&m_fbc.m_iquad_a);
			break;

		case FBC_IRECT_ABSX:
			logerror("fbc_w: IRECT_ABSX = %08x & %08x\n", data, mem_mask);
			m_fbc.m_prim_buf[m_fbc.m_vertex_count].m_absx = data;
			m_fbc.m_vertex_count++;
			m_fbc.m_curr_prim_type = PRIM_RECT;
			break;
		case FBC_IRECT_ABSY:
			logerror("fbc_w: IRECT_ABSY = %08x & %08x\n", data, mem_mask);
			m_fbc.m_prim_buf[m_fbc.m_vertex_count].m_absy = data;
			break;
		case FBC_IRECT_ABSZ:
			logerror("fbc_w: IRECT_ABSZ = %08x & %08x\n", data, mem_mask);
			m_fbc.m_prim_buf[m_fbc.m_vertex_count].m_absz = data;
			break;
		case FBC_IRECT_RELX:
			logerror("fbc_w: IRECT_RELX = %08x & %08x\n", data, mem_mask);
			m_fbc.m_prim_buf[m_fbc.m_vertex_count].m_relx = data;
			break;
		case FBC_IRECT_RELY:
			logerror("fbc_w: IRECT_RELY = %08x & %08x\n", data, mem_mask);
			m_fbc.m_prim_buf[m_fbc.m_vertex_count].m_rely = data;
			break;
		case FBC_IRECT_RELZ:
			logerror("fbc_w: IRECT_RELZ = %08x & %08x\n", data, mem_mask);
			m_fbc.m_prim_buf[m_fbc.m_vertex_count].m_relz = data;
			break;
		case FBC_IRECT_R:
			logerror("fbc_w: IRECT_R = %08x & %08x\n", data, mem_mask);
			m_fbc.m_prim_buf[m_fbc.m_vertex_count].m_r = data;
			break;
		case FBC_IRECT_G:
			logerror("fbc_w: IRECT_G = %08x & %08x\n", data, mem_mask);
			m_fbc.m_prim_buf[m_fbc.m_vertex_count].m_g = data;
			break;
		case FBC_IRECT_B:
			logerror("fbc_w: IRECT_B = %08x & %08x\n", data, mem_mask);
			m_fbc.m_prim_buf[m_fbc.m_vertex_count].m_b = data;
			break;
		case FBC_IRECT_A:
			logerror("fbc_w: IRECT_A = %08x & %08x\n", data, mem_mask);
			m_fbc.m_prim_buf[m_fbc.m_vertex_count].m_a = data;
			break;

		default:
			logerror("fbc_w: Unknown register %08x = %08x & %08x\n", 0x00700000 | (offset << 2), data, mem_mask);
			break;
	}
}

uint32_t sbus_cgsix_device::cursor_address_r()
{
	return (m_cursor_x << 16) | (uint16_t)m_cursor_y;
}

void sbus_cgsix_device::cursor_address_w(uint32_t data)
{
	m_cursor_x = (int16_t)(data >> 16);
	m_cursor_y = (int16_t)data;
}

uint32_t sbus_cgsix_device::cursor_ram_r(offs_t offset)
{
	return m_cursor_ram[offset];
}

void sbus_cgsix_device::cursor_ram_w(offs_t offset, uint32_t data, uint32_t mem_mask)
{
	COMBINE_DATA(&m_cursor_ram[offset]);
}

uint32_t sbus_cgsix_device::thc_misc_r(offs_t offset, uint32_t mem_mask)
{
	logerror("thc_misc_r: %08x & %08x\n", m_thc_misc | THC_MISC_REV, mem_mask);
	return m_thc_misc | THC_MISC_REV;
}

void sbus_cgsix_device::thc_misc_w(offs_t offset, uint32_t data, uint32_t mem_mask)
{
	logerror("thc_misc_w: %08x & %08x\n", data, mem_mask);
	if (BIT(data, THC_MISC_IRQ_BIT) && BIT(m_thc_misc, THC_MISC_IRQ_BIT))
	{
		data &= ~(1 << THC_MISC_IRQ_BIT);
		lower_irq(4);
	}
	if (BIT(data, THC_MISC_IRQEN_BIT))
	{
		data &= ~(1 << THC_MISC_IRQ_BIT);
	}

	COMBINE_DATA(&m_thc_misc);
	m_thc_misc &= THC_MISC_WRITE_MASK;
}

WRITE_LINE_MEMBER(sbus_cgsix_device::vblank_w)
{
	int old_state = BIT(m_thc_misc, THC_MISC_VSYNC_BIT);
	if (old_state != state)
	{
		if (state)
		{
			m_thc_misc |= 1 << THC_MISC_VSYNC_BIT;
			if (BIT(m_thc_misc, THC_MISC_IRQEN_BIT))
			{
				m_thc_misc |= 1 << THC_MISC_IRQ_BIT;
				raise_irq(4);
			}
		}
		else
		{
			m_thc_misc &= ~(1 << THC_MISC_VSYNC_BIT);
		}
	}
}

//-------------------------------------------------
//  TurboGX implementation
//-------------------------------------------------

void sbus_turbogx_device::mem_map(address_map &map)
{
	base_map(map);
	map(0x00800000, 0x008fffff).rw(FUNC(sbus_turbogx_device::vram_r), FUNC(sbus_turbogx_device::vram_w));
}

ROM_START( sbus_turbogx )
	ROM_REGION32_BE(0x8000, "prom", ROMREGION_ERASEFF)
	ROM_LOAD( "sunw,501-2325.bin", 0x0000, 0x8000, CRC(bbdc45f8) SHA1(e4a51d78e199cd57f2fcb9d45b25dfae2bd537e4))
ROM_END

const tiny_rom_entry *sbus_turbogx_device::device_rom_region() const
{
	return ROM_NAME( sbus_turbogx );
}

void sbus_turbogx_device::device_add_mconfig(machine_config &config)
{
	SCREEN(config, m_screen, SCREEN_TYPE_RASTER);
	m_screen->set_screen_update(FUNC(sbus_turbogx_device::screen_update));
	m_screen->set_raw(105.561_MHz_XTAL, 1472, 0, 1152, 943, 0, 900);
	m_screen->screen_vblank().set(FUNC(sbus_turbogx_device::vblank_w));

	BT458(config, m_ramdac, 0);
}

sbus_turbogx_device::sbus_turbogx_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
	: sbus_cgsix_device(mconfig, SBUS_TURBOGX, tag, owner, clock, 0x100000)
{
}

void sbus_turbogx_device::install_device()
{
	m_sbus->install_device(m_base, m_base + 0x1ffffff, *this, &sbus_turbogx_device::mem_map);
}

//-------------------------------------------------
//  TurboGX+ implementation
//-------------------------------------------------

void sbus_turbogxp_device::mem_map(address_map &map)
{
	base_map(map);
	map(0x00800000, 0x00bfffff).rw(FUNC(sbus_turbogxp_device::vram_r), FUNC(sbus_turbogxp_device::vram_w));
}

ROM_START( sbus_turbogxp )
	ROM_REGION32_BE(0x8000, "prom", ROMREGION_ERASEFF)
	ROM_LOAD( "sunw,501-2253.bin", 0x0000, 0x8000, CRC(525a58db) SHA1(721fc378d4b952b5cbb271e16bd67bc02439efdc))
ROM_END

const tiny_rom_entry *sbus_turbogxp_device::device_rom_region() const
{
	return ROM_NAME( sbus_turbogxp );
}

void sbus_turbogxp_device::device_add_mconfig(machine_config &config)
{
	SCREEN(config, m_screen, SCREEN_TYPE_RASTER);
	m_screen->set_screen_update(FUNC(sbus_turbogxp_device::screen_update));
	m_screen->set_size(1152, 900);
	m_screen->set_visarea(0, 1152-1, 0, 900-1);
	m_screen->set_refresh_hz(72);
	m_screen->screen_vblank().set(FUNC(sbus_turbogxp_device::vblank_w));

	BT467(config, m_ramdac, 0);
}

sbus_turbogxp_device::sbus_turbogxp_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
	: sbus_cgsix_device(mconfig, SBUS_TURBOGXP, tag, owner, clock, 0x400000)
{
}

void sbus_turbogxp_device::install_device()
{
	m_sbus->install_device(m_base, m_base + 0x1ffffff, *this, &sbus_turbogxp_device::mem_map);
}