blob: 35b5744f07d4933eaf3c04cc77821c348dba8216 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
// license:BSD-3-Clause
// copyright-holders:hap
/***************************************************************************
Saitek OSA Module: Kasparov Maestro A
***************************************************************************/
#ifndef MAME_BUS_SAITEKOSA_MAESTROA_H
#define MAME_BUS_SAITEKOSA_MAESTROA_H
#pragma once
#include "expansion.h"
DECLARE_DEVICE_TYPE(OSA_MAESTROA, saitekosa_maestroa_device)
class saitekosa_maestroa_device : public device_t, public device_saitekosa_expansion_interface
{
public:
// construction/destruction
saitekosa_maestroa_device(const machine_config &mconfig, const char *tag, device_t *owner, u32 clock);
DECLARE_INPUT_CHANGED_MEMBER(switch_cpu_freq) { set_cpu_freq(); }
// from host
virtual u8 data_r() override;
virtual void nmi_w(int state) override;
virtual void ack_w(int state) override;
protected:
virtual const tiny_rom_entry *device_rom_region() const override;
virtual ioport_constructor device_input_ports() const override;
virtual void device_add_mconfig(machine_config &config) override;
virtual void device_start() override;
virtual void device_reset() override;
private:
required_device<cpu_device> m_maincpu;
void main_map(address_map &map);
u8 rts_r();
u8 xdata_r();
void xdata_w(u8 data);
u8 ack_r();
void control_w(u8 data);
void set_cpu_freq();
u8 m_latch = 0xff;
bool m_latch_enable = false;
};
#endif // MAME_BUS_SAITEKOSA_MAESTROA_H
|