summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/bus/odyssey2/chess.h
blob: d1f6ecbfc9fc0c7ea5666d5a4203231ce59e92b0 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
// license:BSD-3-Clause
// copyright-holders:hap
/**********************************************************************

    Videopac C7010 Chess Module emulation

**********************************************************************/

#ifndef MAME_BUS_ODYSSEY2_CHESS_H
#define MAME_BUS_ODYSSEY2_CHESS_H

#pragma once

#include "slot.h"
#include "rom.h"
#include "cpu/z80/z80.h"
#include "machine/gen_latch.h"


// ======================> o2_chess_device

class o2_chess_device : public o2_rom_device
{
public:
	// construction/destruction
	o2_chess_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);

protected:
	// device-level overrides
	virtual void device_start() override;
	virtual void device_add_mconfig(machine_config &config) override;

	virtual void cart_init() override;

	virtual u8 read_rom04(offs_t offset) override { return m_rom[offset + 0x2000]; }
	virtual u8 read_rom0c(offs_t offset) override { return m_rom[offset + 0x2000]; }

	virtual void write_bank(int bank) override;
	virtual void io_write(offs_t offset, u8 data) override;
	virtual u8 io_read(offs_t offset) override;

private:
	required_device<nsc800_device> m_cpu;
	required_device_array<generic_latch_8_device, 2> m_latch;

	u8 internal_rom_r(offs_t offset) { return m_rom[offset]; }

	void chess_io(address_map &map);
	void chess_mem(address_map &map);

	u8 m_control = 0;
};

// device type definition
DECLARE_DEVICE_TYPE(O2_ROM_CHESS, o2_chess_device)

#endif // MAME_BUS_ODYSSEY2_CHESS_H