blob: 4334604b9a8299182926fa95f5f3548e8daa8c6c (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
|
// license:BSD-3-Clause
// copyright-holders:Wilbert Pol
#ifndef MAME_BUS_ISA_EGA_H
#define MAME_BUS_ISA_EGA_H
#pragma once
#include "isa.h"
#include "video/crtc_ega.h"
#include "emupal.h"
//**************************************************************************
// TYPE DEFINITIONS
//**************************************************************************
// ======================> isa8_ega_device
class isa8_ega_device :
public device_t,
public device_isa8_card_interface
{
public:
// construction/destruction
isa8_ega_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
DECLARE_READ8_MEMBER(read);
DECLARE_WRITE8_MEMBER(write);
DECLARE_READ8_MEMBER(pc_ega8_3b0_r);
DECLARE_WRITE8_MEMBER(pc_ega8_3b0_w);
DECLARE_READ8_MEMBER(pc_ega8_3c0_r);
DECLARE_WRITE8_MEMBER(pc_ega8_3c0_w);
DECLARE_READ8_MEMBER(pc_ega8_3d0_r);
DECLARE_WRITE8_MEMBER(pc_ega8_3d0_w);
CRTC_EGA_ROW_UPDATE(pc_ega_graphics);
CRTC_EGA_ROW_UPDATE(pc_ega_text);
protected:
isa8_ega_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, uint32_t clock);
// device-level overrides
virtual void device_start() override;
virtual void device_reset() override;
// optional information overrides
virtual void device_add_mconfig(machine_config &config) override;
virtual const tiny_rom_entry *device_rom_region() const override;
virtual ioport_constructor device_input_ports() const override;
uint8_t alu_op( uint8_t data, uint8_t latch_data );
private:
DECLARE_WRITE_LINE_MEMBER(de_changed);
DECLARE_WRITE_LINE_MEMBER(hsync_changed);
DECLARE_WRITE_LINE_MEMBER(vsync_changed);
DECLARE_WRITE_LINE_MEMBER(vblank_changed);
CRTC_EGA_ROW_UPDATE(ega_update_row);
public:
required_device<crtc_ega_device> m_crtc_ega;
void install_banks();
void change_mode();
DECLARE_WRITE8_MEMBER(pc_ega8_3X0_w);
DECLARE_READ8_MEMBER(pc_ega8_3X0_r);
/* Video memory and related variables */
std::unique_ptr<uint8_t[]> m_vram;
uint8_t *m_plane[4];
uint8_t m_read_latch[4];
uint8_t *m_videoram;
uint8_t *m_charA;
uint8_t *m_charB;
/* Registers */
uint8_t m_misc_output;
uint8_t m_feature_control;
/* Attribute registers AR00 - AR14
*/
struct {
uint8_t index;
uint8_t data[32];
uint8_t index_write;
} m_attribute;
/* Sequencer registers SR00 - SR04
*/
struct {
uint8_t index;
uint8_t data[8];
} m_sequencer;
/* Graphics controller registers GR00 - GR08
*/
struct {
uint8_t index;
uint8_t data[16];
} m_graphics_controller;
uint8_t m_frame_cnt;
uint8_t m_hsync;
uint8_t m_vsync;
uint8_t m_vblank;
uint8_t m_display_enable;
int m_video_mode;
required_device<palette_device> m_palette;
};
// device type definition
DECLARE_DEVICE_TYPE(ISA8_EGA, isa8_ega_device)
#endif // MAME_BUS_ISA_EGA_H
|