summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/bus/hp9845_io/98046.cpp
blob: 16222939e8a72ddc50f30b5192e2a898c09f0330 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
// license:BSD-3-Clause
// copyright-holders: F. Ulivi
/*********************************************************************

    98046.cpp

    98046 module (data communications interface)

    Fun fact: I didn't need to dump the fw in 8048 MCU because,
    in a way, it's already "dumped" in the test sw. Basically, to
    test the correctness of the ROM content, the HP sw reads out the
    whole ROM and compares it to the known good image...

    Main reference for this module:
    HP, 98046B Interface Installation and Service

    Test software:
    HP, 98046-90449, 98046 Interface Test
    (see http://www.hpmuseum.net/display_item.php?sw=324)

*********************************************************************/

#include "emu.h"
#include "98046.h"

// Debugging

#include "logmacro.h"
#define LOG_IFS_MASK (LOG_GENERAL << 1)
#define LOG_IFS(...) LOGMASKED(LOG_IFS_MASK, __VA_ARGS__)
#define LOG_MCU_MASK (LOG_IFS_MASK << 1)
#define LOG_MCU(...) LOGMASKED(LOG_MCU_MASK, __VA_ARGS__)
#define LOG_CPU_MASK (LOG_MCU_MASK << 1)
#define LOG_CPU(...) LOGMASKED(LOG_CPU_MASK, __VA_ARGS__)
#define LOG_SIO_MASK (LOG_CPU_MASK << 1)
#define LOG_SIO(...) LOGMASKED(LOG_SIO_MASK, __VA_ARGS__)
//#undef VERBOSE
//#define VERBOSE (LOG_GENERAL | LOG_MCU_MASK | LOG_CPU_MASK | LOG_SIO_MASK)

// Bit manipulation
namespace {
	template<typename T> constexpr T BIT_MASK(unsigned n)
	{
		return (T)1U << n;
	}

	template<typename T> void BIT_CLR(T& w , unsigned n)
	{
		w &= ~BIT_MASK<T>(n);
	}

	template<typename T> void BIT_SET(T& w , unsigned n)
	{
		w |= BIT_MASK<T>(n);
	}
}

// Timers
enum {
	TMR_ID_RXC,
	TMR_ID_TXC
};

// device type definition
DEFINE_DEVICE_TYPE(HP98046_IO_CARD, hp98046_io_card_device , "hp98046" , "HP98046 card")

hp98046_io_card_device::hp98046_io_card_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
	: device_t(mconfig, HP98046_IO_CARD, tag, owner, clock)
	, device_hp9845_io_interface(mconfig, *this)
	, m_cpu(*this, "cpu")
	, m_sio(*this, "sio")
	, m_rs232(*this, "rs232")
	, m_loopback_en(*this, "loop")
{
}

hp98046_io_card_device::~hp98046_io_card_device()
{
}

READ16_MEMBER(hp98046_io_card_device::reg_r)
{
	uint16_t res = 0;

	switch (offset) {
	case 0:
		// R4
		// Read from rxFIFO
		if (!rx_fifo_flag()) {
			m_rxfifo_irq = false;
			update_irq();
		}
		res = ~m_rx_fifo.dequeue() & 0x1ff;
		// Save bit 8 of new word at output of rx FIFO
		if (!m_rx_fifo.empty()) {
			m_rx_fifo_out_b8 = BIT(m_rx_fifo.peek() , 8);
		}
		update_flg();
		update_sts();
		break;

	case 1:
		// R5
		if (m_rxfifo_overrun) {
			BIT_SET(res , 15);
		}
		BIT_SET(res , 11);
		if (m_inten) {
			BIT_SET(res , 7);
		}
		if (!m_r6_r7_pending) {
			BIT_SET(res , 0);
		}
		break;

	case 2:
		// R6: not mapped
		break;

	case 3:
		// R7: not mapped
		break;

	default:
		break;
	}

	LOG_CPU("rd R%u=%04x\n" , offset + 4 , res);
	return res;
}

WRITE16_MEMBER(hp98046_io_card_device::reg_w)
{
	LOG_CPU("wr R%u=%04x\n" , offset + 4 , data);

	switch (offset) {
	case 0:
		// R4
		// Write to txFIFO
		m_tx_fifo_in = (data ^ 0x00ff) & 0x1ff;
		m_tx_fifo_pending = true;
		load_tx_fifo();
		space.device().execute().yield();
		break;

	case 1:
		// R5
		if (BIT(data , 5)) {
			// 8048 reset
			m_cpu->pulse_input_line(INPUT_LINE_RESET , attotime::zero);
			m_inten = false;
		} else if (BIT(m_port_2 , 7)) {
			// When SIORST is active, inten always sets to 0
			m_inten = false;
		} else {
			m_inten = BIT(data , 7);
		}
		m_enoutint = BIT(data , 0);
		update_irq();
		break;

	case 2:
		// R6
	case 3:
		// R7
		m_r6_r7_select = offset == 3;
		m_r6_r7 = ~data & 0xff;
		set_r6_r7_pending(true);
		break;

	default:
		break;
	}
}

bool hp98046_io_card_device::has_dual_sc() const
{
	return true;
}

void hp98046_io_card_device::device_add_mconfig(machine_config &config)
{
	I8048(config , m_cpu , 6_MHz_XTAL);
	m_cpu->set_addrmap(AS_PROGRAM , &hp98046_io_card_device::cpu_program_map);
	m_cpu->set_addrmap(AS_IO , &hp98046_io_card_device::cpu_io_map);
	m_cpu->p1_in_cb().set(FUNC(hp98046_io_card_device::p1_r));
	m_cpu->p2_out_cb().set(FUNC(hp98046_io_card_device::p2_w));
	m_cpu->t1_in_cb().set([this] () { return int(!m_sio_int); });
	// Clock to SIO is actually provided by T0 output of CPU
	Z80SIO(config , m_sio , 0);
	m_sio->out_int_callback().set(FUNC(hp98046_io_card_device::sio_int_w));
	m_sio->out_txda_callback().set(FUNC(hp98046_io_card_device::sio_txd_w));
	RS232_PORT(config, m_rs232, default_rs232_devices, nullptr);
	m_rs232->rxd_handler().set(FUNC(hp98046_io_card_device::rs232_rxd_w));
	m_rs232->dcd_handler().set(FUNC(hp98046_io_card_device::rs232_dcd_w));
	m_rs232->dsr_handler().set(FUNC(hp98046_io_card_device::rs232_dsr_w));
	m_rs232->cts_handler().set(FUNC(hp98046_io_card_device::rs232_cts_w));
	config.set_maximum_quantum(attotime::from_hz(5000));
}

static INPUT_PORTS_START(hp98046_port)
	PORT_START("SC")
	PORT_CONFNAME(0xf , 4 - HP9845_IO_FIRST_SC , "Select Codes")
	PORT_CONFSETTING(1 , "2 3")
	PORT_CONFSETTING(3 , "4 5")
	PORT_CONFSETTING(5 , "6 7")
	PORT_CONFSETTING(7 , "8 9")
	PORT_CONFSETTING(9 , "10 11")
	PORT_CONFSETTING(11 , "12 13")

	PORT_START("loop")
	PORT_CONFNAME(1 , 0 , "ESK loopback")
	PORT_CONFSETTING(0 , DEF_STR(Off))
	PORT_CONFSETTING(1 , DEF_STR(On))
INPUT_PORTS_END

ioport_constructor hp98046_io_card_device::device_input_ports() const
{
	return INPUT_PORTS_NAME(hp98046_port);
}

ROM_START(hp98046)
	ROM_REGION(0x400, "cpu" , 0)
	ROM_LOAD("1820-2431.bin" , 0 , 0x400 , CRC(e6a068d6) SHA1(d19c35b18fae52b841060ed879f860fd2cae3482))
ROM_END

const tiny_rom_entry *hp98046_io_card_device::device_rom_region() const
{
	return ROM_NAME(hp98046);
}

void hp98046_io_card_device::device_start()
{
	m_ram = std::make_unique<uint8_t[]>(1024);
	save_pointer(NAME(m_ram) , 1024);

	m_rxc_timer = timer_alloc(TMR_ID_RXC);
	m_txc_timer = timer_alloc(TMR_ID_TXC);
}

void hp98046_io_card_device::device_reset()
{
	m_port_2 = 0;
	m_inten = false;
	m_enoutint = false;
	update_flg();
	update_sts();
	update_irq();
	m_loopback = m_loopback_en->read() != 0;
	// Ensure timers are loaded the 1st time BRGs are configured
	m_rxc_sel = ~0;
	m_txc_sel = ~0;
	m_rxc_timer->reset();
	m_txc_timer->reset();
}

void hp98046_io_card_device::device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr)
{
	switch (id) {
	case TMR_ID_RXC:
		m_rxc = !m_rxc;
		m_sio->rxca_w(m_rxc);
		if (m_loopback && (m_txc_sel == 0 || m_txc_sel == 1)) {
			m_sio->txca_w(m_rxc);
			m_sio->txcb_w(m_rxc);
			m_sio->rxcb_w(m_rxc);
		}
		break;

	case TMR_ID_TXC:
		m_txc = !m_txc;
		m_sio->txca_w(m_txc);
		m_sio->txcb_w(m_txc);
		m_sio->rxcb_w(m_txc);
		if (m_loopback && (m_rxc_sel == 0 || m_rxc_sel == 1)) {
			m_sio->rxca_w(m_txc);
		}
		break;
	}
}

void hp98046_io_card_device::cpu_program_map(address_map &map)
{
	map.unmap_value_high();
	map(0x000 , 0x3ff).rom();
	map(0x400 , 0x7ff).r(FUNC(hp98046_io_card_device::ram_r));
}

void hp98046_io_card_device::cpu_io_map(address_map &map)
{
	map(0 , 0xff).rw(FUNC(hp98046_io_card_device::cpu_r) , FUNC(hp98046_io_card_device::cpu_w));
}

READ8_MEMBER(hp98046_io_card_device::ram_r)
{
	return m_ram[ offset ];
}

READ8_MEMBER(hp98046_io_card_device::cpu_r)
{
	if (BIT(m_port_2 , 2)) {
		return m_ram[ (offset & 0xff) | (uint16_t(m_port_2 & 3) << 8) ];
	} else if (BIT(offset , 2)) {
		uint8_t res = ~0;

		switch (offset & 3) {
		case 0:
			// xxxx'x100: read from tx FIFO
			res = uint8_t(m_tx_fifo.dequeue());
			load_tx_fifo();
			update_flg();
			update_irq();
			break;

		case 1:
			// xxxx'x101: read HS
			res = get_hs_input();
			break;

		case 2:
			// xxxx'x110: clear FIFOs
			m_tx_fifo.clear();
			m_rx_fifo.clear();
			load_tx_fifo();
			update_flg();
			update_sts();
			update_irq();
			break;

		case 3:
			// xxxx'x111: read r6/r7
			res = m_r6_r7;
			set_r6_r7_pending(false);
			break;
		}
		LOG_MCU("CPU R @%02x=%02x\n" , offset , res);
		return res;
	} else {
		uint8_t res = m_sio->cd_ba_r(offset & 3);
		LOG_SIO("SIO R @%u=%02x\n" , offset & 3 , res);
		return res;
	}
}

WRITE8_MEMBER(hp98046_io_card_device::cpu_w)
{
	if (BIT(m_port_2 , 2)) {
		m_ram[ (offset & 0xff) | (uint16_t(m_port_2 & 3) << 8) ] = data;
	} else if (BIT(offset , 2)) {
		LOG_MCU("CPU W @%02x=%02x\n" , offset , data);
		switch (offset & 3) {
		case 0:
			// xxxx'x100: write to rx FIFO
			if (BIT(offset , 6)) {
				if (m_rx_fifo.full()) {
					m_rxfifo_overrun = true;
				}
				uint16_t w = data;
				if (BIT(offset , 7)) {
					BIT_SET(w , 8);
				}
				// If enqueuing first word, store bit 8
				if (m_rx_fifo.empty()) {
					m_rx_fifo_out_b8 = BIT(w , 8);
				}
				m_rx_fifo.enqueue(w);
			}
			if (rx_fifo_flag()) {
				m_rxfifo_irq = true;
			} else {
				// Logic of A1U21A 'LS109 JK FF (J=A3 K/=A4)
				switch (offset & 0x18) {
				case 0x00:
					m_rxfifo_irq = false;
					break;

				case 0x08:
					m_rxfifo_irq = !m_rxfifo_irq;
					break;

				case 0x10:
					break;

				case 0x18:
					m_rxfifo_irq = true;
					break;
				}
			}
			update_flg();
			update_sts();
			update_irq();
			break;

		case 1:
			// xxxx'x101: write HS
			m_hs_out = data;
			update_hs_out();
			break;

		case 2:
			// xxxx'x110: clear rx FIFO overrun
			m_rxfifo_overrun = false;
			update_sts();
			break;

		case 3:
			// xxxx'x111: write to BRGs
			set_brgs(data);
			break;
		}
	} else {
		LOG_SIO("%.6f SIO W @%u=%02x\n" , machine().time().as_double() , offset & 3 , data);
		m_sio->cd_ba_w(offset & 3 , data);
	}
}

READ8_MEMBER(hp98046_io_card_device::p1_r)
{
	uint8_t res = 0;
	// b7: b8 of word @ txFIFO head
	if (BIT(m_tx_fifo.peek() , 8)) {
		BIT_SET(res , 7);
	}
	// b6: rxFIFO overrun
	if (!m_rxfifo_overrun) {
		BIT_SET(res , 6);
	}
	// b5: rxFIFO not empty
	if (!m_rx_fifo.empty()) {
		BIT_SET(res , 5);
	}
	// b4: R6(0)/R7(1)
	if (m_r6_r7_select) {
		BIT_SET(res , 4);
	}
	// b3: tx FIFO flag
	if (tx_fifo_flag()) {
		BIT_SET(res , 3);
	}
	// b2: tx FIFO not empty
	if (!m_tx_fifo.empty()) {
		BIT_SET(res , 2);
	}
	// b1: rx FIFO flag
	if (rx_fifo_flag()) {
		BIT_SET(res , 1);
	}
	// b0: rx FIFO not full
	if (!m_rx_fifo.full()) {
		BIT_SET(res , 0);
	}
	//LOG("p1=%02x\n" , res);
	return res;
}

WRITE8_MEMBER(hp98046_io_card_device::p2_w)
{
	LOG_MCU("p2=%02x\n" , data);
	uint8_t diff = data ^ m_port_2;
	m_port_2 = data;
	if (BIT(diff , 7)) {
		if (BIT(m_port_2 , 7)) {
			m_sio->reset();
			set_r6_r7_pending(true);
		}
		update_hs_out();
	}
	if (BIT(diff , 6)) {
		update_flg();
	}
	if (BIT(diff , 5)) {
		update_sts();
	}
}

WRITE_LINE_MEMBER(hp98046_io_card_device::sio_int_w)
{
	if (m_sio_int != state) {
		LOG_SIO("SIO int=%d\n" , state);
	}
	m_sio_int = state;
}

WRITE_LINE_MEMBER(hp98046_io_card_device::sio_txd_w)
{
	m_sio->rxb_w(state);
	if (m_loopback) {
		m_sio->rxa_w(state);
	} else {
		m_rs232->write_txd(state);
	}
}

WRITE_LINE_MEMBER(hp98046_io_card_device::rs232_rxd_w)
{
	if (!m_loopback) {
		m_sio->rxa_w(state);
	}
}

WRITE_LINE_MEMBER(hp98046_io_card_device::rs232_dcd_w)
{
	if (!m_loopback) {
		m_sio->dcda_w(state);
	}
}

WRITE_LINE_MEMBER(hp98046_io_card_device::rs232_dsr_w)
{
	if (!m_loopback) {
		m_sio->dcdb_w(state);
	}
}

WRITE_LINE_MEMBER(hp98046_io_card_device::rs232_cts_w)
{
	if (!m_loopback) {
		m_sio->ctsa_w(state);
	}
}

bool hp98046_io_card_device::rx_fifo_flag() const
{
	return m_rx_fifo.queue_length() >= 16;
}

bool hp98046_io_card_device::tx_fifo_flag() const
{
	return m_tx_fifo.queue_length() >= 16;
}

void hp98046_io_card_device::update_flg()
{
	bool flg_e = !m_r6_r7_pending && !m_tx_fifo.full() && BIT(m_port_2 , 6);
	bool flg_o = !m_r6_r7_pending && !m_rx_fifo.empty();

	LOG_IFS("FLG e/o=%d/%d\n" , flg_e , flg_o);
	flg_w(flg_e);
	flg_nextsc_w(flg_o);
}

void hp98046_io_card_device::update_sts()
{
	bool sts_e = !BIT(m_port_2 , 5);
	bool sts_o = !m_rxfifo_overrun && m_rx_fifo_out_b8;

	LOG_IFS("STS e/o=%d/%d\n" , sts_e , sts_o);
	sts_w(sts_e);
	sts_nextsc_w(sts_o);
}

void hp98046_io_card_device::update_irq()
{
	bool irq = m_inten && !m_r6_r7_pending && (m_rxfifo_irq || (m_enoutint && !tx_fifo_flag()));
	bool irq_e = irq && !m_rxfifo_irq;
	bool irq_o = irq && m_rxfifo_irq;

	LOG_IFS("IRQ e/o=%d/%d\n" , irq_e , irq_o);
	irq_w(irq_e);
	irq_nextsc_w(irq_o);
}

void hp98046_io_card_device::update_hs_out()
{
	if (BIT(m_port_2 , 7)) {
		m_actual_hs_out = ~0;
	} else {
		m_actual_hs_out = m_hs_out;
	}
	if (m_loopback) {
		m_sio->ctsa_w(BIT(m_actual_hs_out , 4));
		m_sio->dcda_w(BIT(m_actual_hs_out , 3));
		m_sio->ctsb_w(BIT(m_actual_hs_out , 2));
		m_sio->dcdb_w(BIT(m_actual_hs_out , 1));
	} else {
		m_rs232->write_dtr(BIT(m_actual_hs_out , 5));
		m_rs232->write_rts(BIT(m_actual_hs_out , 4));
		// b3 (A2J1-13) not mapped
		// b2 (A2J1-15) not mapped (Data Rate Select)
		// b1 (A2J1-30) not mapped (Secondary RTS)
		// b0 (A2J1-24) not mapped
	}
}

void hp98046_io_card_device::load_tx_fifo()
{
	if (m_tx_fifo_pending && !m_tx_fifo.full()) {
		m_tx_fifo.enqueue(m_tx_fifo_in);
		m_tx_fifo_pending = false;
		update_flg();
		update_irq();
	}
}

void hp98046_io_card_device::set_r6_r7_pending(bool state)
{
	m_r6_r7_pending = state || BIT(m_port_2 , 7);
	m_cpu->set_input_line(MCS48_INPUT_IRQ , m_r6_r7_pending ? ASSERT_LINE : CLEAR_LINE);
	update_flg();
	update_irq();
}

uint8_t hp98046_io_card_device::get_hs_input() const
{
	uint8_t res = 0xc1;
	if (m_loopback) {
		// DTR looped back into RI
		if (BIT(m_actual_hs_out , 5)) {
			BIT_SET(res , 5);
		}
		// RTS looped back into CTS
		if (BIT(m_actual_hs_out , 4)) {
			BIT_SET(res , 4);
		}
		// A2J1-13 looped back into DCD
		if (BIT(m_actual_hs_out , 3)) {
			BIT_SET(res , 3);
		}
		// DRS looped back into SCD
		if (BIT(m_actual_hs_out , 2)) {
			BIT_SET(res , 2);
		}
		// SRTS looped back into DSR
		if (BIT(m_actual_hs_out , 1)) {
			BIT_SET(res , 1);
		}
	} else {
		if (m_rs232->ri_r()) {
			BIT_SET(res , 5);
		}
		if (m_rs232->cts_r()) {
			BIT_SET(res , 4);
		}
		if (m_rs232->dcd_r()) {
			BIT_SET(res , 3);
		}
		// SCD always 1
		BIT_SET(res , 2);
		if (m_rs232->dsr_r()) {
			BIT_SET(res , 1);
		}
	}
	return res;
}

// Frequencies of HD4702 BRGs
// All frequencies are doubled here because the timers expire twice per RxC/TxC period
static const unsigned brg_freq[] = {
			// Sel: frequency       Divisor
			// ============================
	0,      // 0: external clock    -
	0,      // 1: external clock    -
	1600,   // 2: 50 x16            /3072
	2400,   // 3: 75 x16            /2048
	4267,   // 4: ~134.5 x16        /1152
	6400,   // 5: 200 x16           /768
	19200,  // 6: 600 x16           /256
	76800,  // 7: 2400 x16          /64
	307200, // 8: 9600 x16          /16
	153600, // 9: 4800 x16          /32
	57600,  // 10: 1800 x16         / 256/3
	38400,  // 11: 1200 x16         /128
	76800,  // 12: 2400 x16         /64
	9600,   // 13: 300 x16          /512
	4800,   // 14: 150 x16          /1024
	3491    // 15: ~110 x16         /1408
};

void hp98046_io_card_device::set_brgs(uint8_t sel)
{
	LOG_MCU("BRG=%02x\n" , sel);
	uint8_t new_rxc_sel = (sel >> 4) & 0xf;
	uint8_t new_txc_sel = sel & 0xf;

	if (new_rxc_sel != m_rxc_sel) {
		m_rxc_sel = new_rxc_sel;
		auto period = attotime::from_hz(brg_freq[ m_rxc_sel ]);
		m_rxc_timer->adjust(period , 0 , period);
	}
	if (new_txc_sel != m_txc_sel) {
		m_txc_sel = new_txc_sel;
		auto period = attotime::from_hz(brg_freq[ m_txc_sel ]);
		m_txc_timer->adjust(period , 0 , period);
	}
}