summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/bus/aquarius/ram.h
blob: 3721314bb0f4732f80388bbfa605b2d035f6165c (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
// license:BSD-3-Clause
// copyright-holders:Nigel Barnes
/**********************************************************************

    Aquarius Memory Cartridges

**********************************************************************/

#ifndef MAME_BUS_AQUARIUS_RAM_H
#define MAME_BUS_AQUARIUS_RAM_H

#pragma once

#include "slot.h"


//**************************************************************************
//  TYPE DEFINITIONS
//**************************************************************************

// ======================> aquarius_ram_device

class aquarius_ram_device :
	public device_t,
	public device_aquarius_cartridge_interface
{
protected:
	// construction/destruction
	aquarius_ram_device(const machine_config& mconfig, device_type type, const char* tag, device_t* owner, uint32_t clock, uint16_t size);

	// device-level overrides
	virtual void device_start() override;

	// device_aquarius_cartridge_interface overrides
	virtual uint8_t mreq_r(offs_t offset) override;
	virtual void mreq_w(offs_t offset, uint8_t data) override;

private:
	uint16_t m_ram_size;

	std::unique_ptr<uint8_t[]> m_ram;
};

// ======================> aquarius_ram4_device

class aquarius_ram4_device : public aquarius_ram_device
{
public:
	// construction/destruction
	aquarius_ram4_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
};

// ======================> aquarius_ram16_device

class aquarius_ram16_device : public aquarius_ram_device
{
public:
	// construction/destruction
	aquarius_ram16_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
};

// ======================> aquarius_ram32_device

class aquarius_ram32_device : public aquarius_ram_device
{
public:
	// construction/destruction
	aquarius_ram32_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
};


// ======================> aquarius_ram16p_device

class aquarius_ram16p_device :
	public device_t,
	public device_aquarius_cartridge_interface
{
public:
	// construction/destruction
	aquarius_ram16p_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);

protected:
	// device-level overrides
	virtual void device_start() override;

	// device_aquarius_cartridge_interface overrides
	virtual uint8_t mreq_ce_r(offs_t offset) override;
	virtual void mreq_ce_w(offs_t offset, uint8_t data) override;

private:
	std::unique_ptr<uint8_t[]> m_ram;
};


// device type definition
DECLARE_DEVICE_TYPE(AQUARIUS_RAM4, aquarius_ram4_device)
DECLARE_DEVICE_TYPE(AQUARIUS_RAM16, aquarius_ram16_device)
DECLARE_DEVICE_TYPE(AQUARIUS_RAM32, aquarius_ram32_device)
DECLARE_DEVICE_TYPE(AQUARIUS_RAM16P, aquarius_ram16p_device)


#endif // MAME_BUS_AQUARIUS_RAM_H