blob: f2b327ebfab343eeba07c09e286d241acb18dd83 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
// license:BSD-3-Clause
// copyright-holders:R. Belmont
/*********************************************************************
a2eramworks3.c
Applied Engineering RamWorks III
*********************************************************************/
#ifndef MAME_BUS_A2BUS_A2ERAMWORKS3_H
#define MAME_BUS_A2BUS_A2ERAMWORKS3_H
#include "a2eauxslot.h"
//**************************************************************************
// TYPE DEFINITIONS
//**************************************************************************
class a2eaux_ramworks3_device:
public device_t,
public device_a2eauxslot_card_interface
{
public:
// construction/destruction
a2eaux_ramworks3_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
protected:
a2eaux_ramworks3_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, uint32_t clock);
virtual void device_start() override;
virtual void device_reset() override;
virtual uint8_t read_auxram(uint16_t offset) override;
virtual void write_auxram(uint16_t offset, uint8_t data) override;
virtual uint8_t *get_vram_ptr() override;
virtual uint8_t *get_auxbank_ptr() override;
virtual bool allow_dhr() override { return true; }
virtual void write_c07x(address_space &space, uint8_t offset, uint8_t data) override;
private:
uint8_t m_ram[8*1024*1024];
int m_bank;
};
// device type definition
DECLARE_DEVICE_TYPE(A2EAUX_RAMWORKS3, a2eaux_ramworks3_device)
#endif // MAME_BUS_A2BUS_A2ERAMWORKS3_H
|